FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-25-2007, 11:00 AM
colin
Guest
 
Posts: n/a
Default pci express pinout

Would anyone here know the history of pin B3 on the pci express
connector?

The latest PCISIG document shows it as +12V with no change bar
associated with it. However I have found reference designs with it
labelled as reserved. I can put a zero ohm link on it for development
but sooner or later I have to work out what is compatible with all
motherboards out there.

regards

Colin

Reply With Quote
  #2 (permalink)  
Old 07-25-2007, 02:35 PM
Evan Lavelle
Guest
 
Posts: n/a
Default Re: pci express pinout

On Wed, 25 Jul 2007 02:00:39 -0700, colin <[email protected]>
wrote:

>Would anyone here know the history of pin B3 on the pci express
>connector?
>
>The latest PCISIG document shows it as +12V with no change bar
>associated with it. However I have found reference designs with it
>labelled as reserved. I can put a zero ohm link on it for development
>but sooner or later I have to work out what is compatible with all
>motherboards out there.


The 1.0 electromechanical spec (from April 2003) shows it as reserved;
it was changed in the 1.1 spec (March 2005) to +12V. None of the other
reserved pins were changed. I would just connect it directly to your
other +12V pins.

Evan
Reply With Quote
  #3 (permalink)  
Old 07-25-2007, 03:34 PM
colin
Guest
 
Posts: n/a
Default Re: pci express pinout

On 25 Jul, 13:35, Evan Lavelle <nos...@nospam.com> wrote:
> On Wed, 25 Jul 2007 02:00:39 -0700, colin <colin_toog...@yahoo.com>
> wrote:
>
> >Would anyone here know the history of pin B3 on the pci express
> >connector?

>
> >The latest PCISIG document shows it as +12V with no change bar
> >associated with it. However I have found reference designs with it
> >labelled as reserved. I can put a zero ohm link on it for development
> >but sooner or later I have to work out what is compatible with all
> >motherboards out there.

>
> The 1.0 electromechanical spec (from April 2003) shows it as reserved;
> it was changed in the 1.1 spec (March 2005) to +12V. None of the other
> reserved pins were changed. I would just connect it directly to your
> other +12V pins.
>
> Evan


Evan

Many thanks for this info. I allways feel silly asking this sort of
question but I could only find version 2.0 on the PCISIG website.

Regards

Colin

Reply With Quote
  #4 (permalink)  
Old 07-26-2007, 07:07 AM
Ben Jackson
Guest
 
Posts: n/a
Default Re: pci express pinout

On 2007-07-25, colin <[email protected]> wrote:
>
> Many thanks for this info. I allways feel silly asking this sort of
> question but I could only find version 2.0 on the PCISIG website.


I haven't tried this with PCI-e, but for PCI I found a complete copy
of several versions by googling for the exact title (in quotes) along
with filetypedf to restrict the results.

--
Ben Jackson AD7GD
<[email protected]>
http://www.ben.com/
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
SPARTANII pinout table mysteries ??? M.Randelzhofer FPGA 5 08-03-2004 07:54 AM
FPGA pinout alphaboran FPGA 1 04-05-2004 11:40 AM
Spartan 3 pinout typo? Jake Janovetz FPGA 7 10-24-2003 02:46 AM


All times are GMT +1. The time now is 01:29 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved