 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
03-25-2008, 09:46 PM
|
|||
|
|||
new Virtex-5 info
derived from the ISE 10.1 webpack infos
V5FXT device-package options VFX70T FF665 FF1136 VFX100T FF1136 FF176 VFX130T FF176 VFX200T FF176 it looks like dual core devices are not offered NEW info for V5 in generic, the OTP fuse information is BACK  it was in some initial documents, then was removed, now its is back, there are 2 pins for the FUSE VFS R_FUSE and some JTAG commands "FUSE_UPDATE (11111111110000)," & "FUSE_KEY (11111111110001)," & "FUSE_ID (11111111110010)," & "FUSE_USER (11111111110011)," & "FUSE_CNTL (11111111110100)," & not sure if complete information about the fuse is available or not yet Antti 
|
 |
| Bookmarks |
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| INFO: *.XDL file | Superman | FPGA | 3 | 04-20-2006 04:33 PM |
| ISE 8.1, EDK 8.1 any pre-release info available? | Antti Lukats | FPGA | 4 | 11-01-2005 11:49 PM |
| Xilinx DB-01 info? | John Patrick | FPGA | 3 | 02-16-2004 03:23 AM |
| WTD: info on AMD palce22v10 | hamilton | FPGA | 17 | 01-24-2004 06:32 AM |
All times are GMT +1. The time now is 01:22 AM.
