FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-12-2007, 08:18 AM
John C. Randolph
Guest
 
Posts: n/a
Default Need help bringing up PCIe at the physical layer.

Gentlemen,

Sorry if this is the wrong newsgroup for this. If someone can suggest
a more appropriate forum, I'd be quite grateful.

I'm looking for some help bringing up our first PCIe product. We're
using a Philips PX1011A PHY and a Xylinx Virtix-3 FPGA. We think we've
followed the layout specs in the Philips design notes to the letter,
but after two PCB revisions, we just can't get it to lock on. We've
got some urgent calls into Philips' apps engineers, but we haven't
heard back from them yet.

So, I'm looking for a contractor or a vendor who's dealt with this PHY
in particular, and knows what the gotchas are. If push comes to shove,
we can punt and go with an Intel or a TI part instead, but I'd like to
have someone who's been through the process of bringing up a PCIe
product before to help us out with this.

If this is up your alley, please drop me a note at jcr at mac dot com,
and let me know what you've done and what your rate is.

BTW, I really only want to hear from people with the skills. No
headhunters, please.

Thanks,

-jcr


John C. Randolph,
VP, Engineering
Stealth Imaging, LLC. <[email protected]>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
PCIe latency [email protected] FPGA 2 11-07-2006 09:12 AM
Control of physical layer in a 802.11b jajo FPGA 0 10-09-2006 05:04 PM
PCIe latency Joseph H Allen FPGA 2 08-23-2006 04:32 PM
some new PCIe products Antti Lukats FPGA 4 12-13-2005 02:28 PM
DPI layer [email protected] Verilog 3 12-17-2004 11:59 PM


All times are GMT +1. The time now is 02:53 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved