FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
Module design:why design can't run in "virtex2"

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

03-04-2004, 08:30 AM

skywave

Guest

Posts: n/a

Module design:why design can't run in "virtex2"

I have some problems when I am running the modular design flow in Xilinx ISE 5.1i. After entering the top-level design codes and synthesizing them successfully, I enter commands like this"ngdbuild -p xc2v3000-bf957-6 -uc alu.ucf -modular initial alu.ngc alu.ngd", and I get a failed message"can't run ngdbuild in modular design mode for 'virtex2' architecture".I don't know why.

Bookmarks

« Anyone else using the USB JTAG board from Mesa Electronics | Xilinx VirtexII Pro downloading with Platform Flash ? »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Xilinx "This design element is inferred rather than instantiated" (newbie)	Nevo	Verilog	3	07-30-2006 04:58 PM
How in Design Compiler disable writing out "Assign" statement into the netlist?	Frank	Verilog	2	01-22-2006 05:36 PM
Altera's Quartus II "smart compilation" feature killed my design?	enq_semi	FPGA	12	09-19-2003 09:06 PM

All times are GMT +1. The time now is 02:51 AM.