FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-17-2007, 11:08 AM
Al
Guest
 
Posts: n/a
Default Modelsim: Warning: (vsim-WLF-5000) Log file vsim.wlf currently inuse

Hi everyone, it happened to me that by chance I interrupted ModelSim not
properly (to be honest I cannot say what happened) and on the next start
it showed me this message:

Warning: (vsim-WLF-5000) Log file vsim.wlf currently in use

I tried to remove the file, thinking (uncorrectly I suppose) that the
program would have generate a new one, but it didn't work. I found on
some forums that is a problem of license but I have a Libero web
license, so if it was so I would have had problems with Libero and
Synplify as well (they are all under the same license).
Could you please explain me what happened?
Thanks a lot

Al


--
Alessandro Basili
CERN, PH/UGC
Hardware Designer
Reply With Quote
  #2 (permalink)  
Old 01-17-2007, 11:25 AM
Al
Guest
 
Posts: n/a
Default Re: Modelsim: Warning: (vsim-WLF-5000) Log file vsim.wlf currentlyin use

Al wrote:
> Hi everyone, it happened to me that by chance I interrupted ModelSim not
> properly (to be honest I cannot say what happened) and on the next start
> it showed me this message:
>
> Warning: (vsim-WLF-5000) Log file vsim.wlf currently in use
>
> I tried to remove the file, thinking (uncorrectly I suppose) that the
> program would have generate a new one, but it didn't work. I found on
> some forums that is a problem of license but I have a Libero web
> license, so if it was so I would have had problems with Libero and
> Synplify as well (they are all under the same license).
> Could you please explain me what happened?
> Thanks a lot
>
> Al
>
>

Just to add more info, I made a new project with Libero, starting
everything from the scratch and only importing the source file. Now it
hangs in a different way and on the bottom raw it shows:

sim:/fe_pinout_tb - Limited Visibility Region

where fe_pinout_tb is my testbench entity name.
Any idea?

Al

--
Alessandro Basili
CERN, PH/UGC
Hardware Designer
Reply With Quote
  #3 (permalink)  
Old 01-17-2007, 11:30 AM
Al
Guest
 
Posts: n/a
Default Re: Modelsim: Warning: (vsim-WLF-5000) Log file vsim.wlf currentlyin use

Al wrote:
> Al wrote:
>
>> Hi everyone, it happened to me that by chance I interrupted ModelSim
>> not properly (to be honest I cannot say what happened) and on the next
>> start it showed me this message:
>>
>> Warning: (vsim-WLF-5000) Log file vsim.wlf currently in use
>>
>> I tried to remove the file, thinking (uncorrectly I suppose) that the
>> program would have generate a new one, but it didn't work. I found on
>> some forums that is a problem of license but I have a Libero web
>> license, so if it was so I would have had problems with Libero and
>> Synplify as well (they are all under the same license).
>> Could you please explain me what happened?
>> Thanks a lot
>>
>> Al
>>
>>

> Just to add more info, I made a new project with Libero, starting
> everything from the scratch and only importing the source file. Now it
> hangs in a different way and on the bottom raw it shows:
>
> sim:/fe_pinout_tb - Limited Visibility Region
>
> where fe_pinout_tb is my testbench entity name.
> Any idea?
>
> Al
>

Sorry again, apparently this last problem was a matter of the order in
which testbench files where compiled. Fixing this latter it turned back
the first one.
The warning message is always the same:

Warning: (vsim-WLF-5000) Log file vsim.wlf currently in use

Sorry for all these, I'm a bit in a hurry...

Al

--
Alessandro Basili
CERN, PH/UGC
Hardware Designer
Reply With Quote
  #4 (permalink)  
Old 01-17-2007, 11:54 AM
Jon Beniston
Guest
 
Posts: n/a
Default Re: Modelsim: Warning: (vsim-WLF-5000) Log file vsim.wlf currently in use


> Sorry again, apparently this last problem was a matter of the order in
> which testbench files where compiled. Fixing this latter it turned back
> the first one.
> The warning message is always the same:
>
> Warning: (vsim-WLF-5000) Log file vsim.wlf currently in use
>
> Sorry for all these, I'm a bit in a hurry...


Deleting that file (vsim.wlf) works for me. You can ignore the warning
anyway, it will just use another file.

Also you can use vsim -wlf filename to specify another file to use.

Cheers,
Jon

Reply With Quote
  #5 (permalink)  
Old 01-17-2007, 12:07 PM
Al
Guest
 
Posts: n/a
Default Re: Modelsim: Warning: (vsim-WLF-5000) Log file vsim.wlf currentlyin use

Jon Beniston wrote:
>>Sorry again, apparently this last problem was a matter of the order in
>>which testbench files where compiled. Fixing this latter it turned back
>>the first one.
>>The warning message is always the same:
>>
>>Warning: (vsim-WLF-5000) Log file vsim.wlf currently in use
>>
>>Sorry for all these, I'm a bit in a hurry...

>
>
> Deleting that file (vsim.wlf) works for me. You can ignore the warning
> anyway, it will just use another file.
>
> Also you can use vsim -wlf filename to specify another file to use.
>
> Cheers,
> Jon
>


I'm very sorry to all of you guys, it has been just a newbie error! I
had a process in the testbench with no wait state and it was hanging
there forever...
Sorry to everyone.

Al

p.s.: nevertheless it keeps giving be that warning, wonder what is that for!

--
Alessandro Basili
CERN, PH/UGC
Hardware Designer
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
ModelSim vsim-3601 message Jaime Andres Aranguren Cardona FPGA 3 01-05-2006 01:05 PM
Error: (vsim-3341) Cannot open file Henning Bahr FPGA 1 01-13-2004 06:41 PM
Newbie Question: No Vsim, Vlib etc in my ModelSim jk FPGA 3 01-13-2004 07:54 AM


All times are GMT +1. The time now is 03:34 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved