FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-29-2007, 03:40 PM
selva kumar
Guest
 
Posts: n/a
Default memory in spartan 3 fpga

Hi,
I'd like to set up block rams(16k) to acts as a ROM lookup table
after initialization. After establishing the Memory Area as an FPGA
resource there's an option to initialize it by using memory eritor.
However, this would be very time consuming, as my memory is 16Kwords
deep. Is there some way to just reference an external text file, or
excel sheet at least automatically read/paste an external file for
this purpose?

and also How to combine both block memory and distributed memory
(using lut) to use as one memrory of 16k?
that is ,
I want 2 implenet 2 memory of size 16kX8 in fpga spartan-3 one a6X8
take 8 block ram out of 12 block ram available in fpga?
then when I tried to use only LUT as ram of size 16kX8 the resourses
are not enough.so can u tell me hoe to combine remainning 4 blokc ram
and LUTs to implement one more memory of size 16kX8

please mail to me at [email protected]

Reply With Quote
  #2 (permalink)  
Old 08-29-2007, 06:12 PM
Nico Coesel
Guest
 
Posts: n/a
Default Re: memory in spartan 3 fpga

selva kumar <[email protected]> wrote:

>Hi,
> I'd like to set up block rams(16k) to acts as a ROM lookup table
>after initialization. After establishing the Memory Area as an FPGA
>resource there's an option to initialize it by using memory eritor.
>However, this would be very time consuming, as my memory is 16Kwords
>deep. Is there some way to just reference an external text file, or
>excel sheet at least automatically read/paste an external file for
>this purpose?


You can initialize the memory from the UCF file. You can write a
program which outputs the initialisers in UCF format and paste these
into the UCF file.

--
Reply to nico@nctdevpuntnl (punt=.)
Bedrijven en winkels vindt U op www.adresboekje.nl
Reply With Quote
  #3 (permalink)  
Old 10-02-2007, 05:01 AM
pete
Guest
 
Posts: n/a
Default Re: memory in spartan 3 fpga

selva kumar wrote:
> Hi,
> I'd like to set up block rams(16k) to acts as a ROM lookup table
> after initialization. After establishing the Memory Area as an FPGA
> resource there's an option to initialize it by using memory eritor.
> However, this would be very time consuming, as my memory is 16Kwords
> deep. Is there some way to just reference an external text file, or
> excel sheet at least automatically read/paste an external file for
> this purpose?
>
> and also How to combine both block memory and distributed memory
> (using lut) to use as one memrory of 16k?
> that is ,
> I want 2 implenet 2 memory of size 16kX8 in fpga spartan-3 one a6X8
> take 8 block ram out of 12 block ram available in fpga?
> then when I tried to use only LUT as ram of size 16kX8 the resourses
> are not enough.so can u tell me hoe to combine remainning 4 blokc ram
> and LUTs to implement one more memory of size 16kX8
>
> please mail to me at [email protected]
>


As far as initializing a memory the .coe file is the most convenient in
most applications. You can provide that file when you generate the
memory in coregen.

To combine a distributed memory with a bram memory you could generate
both parts as separate cores in coregen and combine them with your own
logic.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
memory interface for DDR/DDR2 with xilinx spartan 3E/3A starter kits [email protected] FPGA 0 04-27-2007 12:11 AM
Looking for Memory Recommendation for Spartan 3E 1200 Matthias Einwag FPGA 7 04-06-2007 04:20 PM
How to send data/program to the memory of a Spartan 3 starter kit board Jialin FPGA 8 11-09-2006 05:34 PM
interfacing DDR memory to a spartan-3 [email protected] FPGA 2 12-27-2004 06:36 PM
Memory width on Spartan-3 boards John Adair FPGA 21 07-21-2004 11:34 PM


All times are GMT +1. The time now is 03:32 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved