FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
Matlab Simulink HDL coder generated code interface.

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

04-16-2007, 06:30 PM

mans

Guest

Posts: n/a

Matlab Simulink HDL coder generated code interface.

Hello,

I read about Matlab/Simulink HDL code and did simple test with it. I
couldn't understand what the meaning of ports to the generated code is and I
couldn't find any sample timing for them. Is there any such detail
information available? I want to use the generated code with ISE is there
any information on how I can use the generated code and test-benches with
ISE?

Best regards

Bookmarks

« JTAG ID code 0xFFFFFFFF | Writing to BRAM using OPB »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
how to make a matlab simulink wave into mif or hex form.	[email protected]	FPGA	0	03-21-2007 05:20 AM
Matlab/Simulink - System Generator HDL Co-Simulation	Mukesh	FPGA	1	08-04-2004 09:14 PM
Modeling hardware in Matlab/Simulink (delay, etc.)?	moe	Verilog	1	10-26-2003 09:38 PM
Modeling hardware in Matlab/Simulink (delay, etc.)?	moe	FPGA	1	10-26-2003 09:38 PM

All times are GMT +1. The time now is 04:07 AM.