FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-15-2005, 06:24 AM
faaizal@gmail.com
Guest
 
Posts: n/a
Default Matched Filter

I'm designing a digital QPSK transmitter & receiver.

At the transmitter, i'm using xilinx spartan3smb1500 to
generate the QPSK samples.
A DAC follows to give me a 1Vpp 1MHz signal.
To transmit on my 2.4GHz antenna,
i've used an rf upconverter board.

At the receiver, the 2.4GHz antenna receives my signal
and downconverts to 1Vpp 1MHz signal.
An ADC samples at 50Msps, converts to 12-bit digital signal.

This 12-bit input is splitted in two channels :
one is fed to multiplier on channel I
& another to multiplier channel Q.
The other input of multiplier is a fixed NCO running at
1MHz sine for I-channel and 1MHz cosine for Q-channel.
The output of the multiplier is fed to an FIR Filter to filter out the
high
frequency component and reveal the DC components.

For the FIR filters, i'm using an MAC FIR Filter Core by xilinx.
The coefficients are obtained from matlab fdatool.

; XILINX CORE Generator(tm) Distributed Arithmetic FIR filter
coefficient (.COE) File
; Generated by MATLAB(R) 7.0 and the Filter Design Toolbox 3.0.
Radix = 16;
Coefficient_Width = 16;
CoefData = 3b32,3ce5,3e3e,3f37,3fce,4000,3fce,3f37,3e3e,3ce5, 3b32;


Moving on, i need to design a Matched Filter to find the proper
sampling
instant for the symbols.
Also, due to carrier offset, the phase is rotating.
I understand that a phase detector, a loop filter and
an NCO is required to recover the phase.

Going one step at a time,
Would appreciate if you can direct me to articles
that explain practical implementations of a Matched Filter.

Thanks,
faaizal@gmail.com

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Mean value filter wtxwtx@gmail.com Verilog 15 12-22-2005 11:09 AM
Polyphase filter Martin Euredjian FPGA 7 03-07-2004 07:46 PM
Anisotropic filter Martin Euredjian FPGA 0 01-18-2004 09:42 PM
Re: DA FIR filter vs. MAC FIR filter Sasa Bremec FPGA 0 08-27-2003 08:48 AM


All times are GMT +1. The time now is 02:09 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2010, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved