FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-30-2005, 12:31 PM
Antti Lukats
Guest
 
Posts: n/a
Default looking for 1 beta-tester for PLD2HDL (XPLA3 edition) tool

Hi

we are looking for one serious beta tester for our PLD2HDL conversion tool
(Xilinx Coolrunner XPLA3 support). Please inquire in private. The current
version of the tool seems to be quite accurate, as example the synthesis of
the vhdl converted from Xilinx Cable IV readback (XCR3384) reports 3 UCT, 1
GCK, 39 I/O's, 117 FF's and 230 MC useage what to our knowledge is pretty
accurate. We run of course our own test suite on the tool as well, but 3rd
party testing can always help to find more bugs and/or issues than inhouse
testing.

Antti


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
TimingAnalyzer beta version 0.90 -- beta testers wanted timinganalyzer Verilog 3 10-29-2008 08:46 AM
Re: Schematic Edition Tool : Suggestions Tim at this Newsgroup FPGA 0 04-03-2004 12:15 PM


All times are GMT +1. The time now is 04:02 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved