FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-18-2009, 11:39 AM
Marc Jet
Guest
 
Posts: n/a
Default ISC_DNA over JTAG in Spartan3A-DSP?

Hi,

I'm trying to read the DNA of a Spartan3A-DSP chip over JTAG.

The datasheet gives very little information about this. I found the
IR code, the note that ISC_ENABLE must be loaded before ISC_DNA, and
also that ISC_ENABLE implies a shutdown.

With nothing more than this information, I tried to implement it. It
works when the chip is not yet loaded with a bitstream. However, if
it is, then I read only zeroes instead of the DNA.

Since I have no documentation about how exactly the ISC_ENABLE command
works, I tried two things:

a) load ISC_ENABLE and directly afterwards load ISC_DNA

b) load ISC_ENABLE, then loop 12x or 10000x or 100000x RUN-TEST/IDLE,
and then load ISC_DNA.

Neither of these improved anything. I could not find any
documentation that clarifies this. Unfortunately IMPACT (10.1)
doesn't seem to read the DNA either, so I can't record and inspect an
SVF either.

Does anyone here have more information about ISC_DNA or ISC_ENABLE?

Regards,
Marc
Reply With Quote
  #2 (permalink)  
Old 06-18-2009, 01:08 PM
Uwe Bonnes
Guest
 
Posts: n/a
Default Re: ISC_DNA over JTAG in Spartan3A-DSP?

Marc Jet <[email protected]> wrote:
> Hi,


> I'm trying to read the DNA of a Spartan3A-DSP chip over JTAG.


> The datasheet gives very little information about this. I found the
> IR code, the note that ISC_ENABLE must be loaded before ISC_DNA, and
> also that ISC_ENABLE implies a shutdown.


> With nothing more than this information, I tried to implement it. It
> works when the chip is not yet loaded with a bitstream. However, if
> it is, then I read only zeroes instead of the DNA.


> Since I have no documentation about how exactly the ISC_ENABLE command
> works, I tried two things:


> a) load ISC_ENABLE and directly afterwards load ISC_DNA


> b) load ISC_ENABLE, then loop 12x or 10000x or 100000x RUN-TEST/IDLE,
> and then load ISC_DNA.


> Neither of these improved anything. I could not find any
> documentation that clarifies this. Unfortunately IMPACT (10.1)
> doesn't seem to read the DNA either, so I can't record and inspect an
> SVF either.


My code in xc3sprog has:
switch(family)
{
case 0x11: /* XC3SA*/
case 0x13: /* XC3SAN*/
case 0x1c: /* SC3SADSP*/
{
byte data[8];
jtag->shiftIR(&ISC_DNA);
jtag->shiftDR(0, data, 64);
io->cycleTCK(1);
if (*(long long*)data != -1LL)
/* ISC_DNA only works on a unconfigured device, see AR #29977*/
printf("DNA is 0x%02x%02x%02x%02x%02x%02x%02x%02x\n",
data[0], data[1], data[2], data[3],
data[4], data[5], data[6], data[7]);
break;
}
}

--
Uwe Bonnes [email protected]

Institut fuer Kernphysik Schlossgartenstrasse 9 64289 Darmstadt
--------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Xilinx Spartan3A XC3S700A die area? [email protected] FPGA 0 04-04-2009 01:12 AM
interfacing lcd to spartan3a dsp 1800 [email protected] FPGA 0 06-25-2008 02:34 PM
spartan3a support DVI ? huangjie FPGA 3 02-03-2008 09:15 AM
Spartan3A : timing Constraints / DCM Outputs Metin FPGA 3 07-10-2007 03:40 PM
Spartan3A-DSP Development Board John Adair FPGA 0 06-10-2007 03:20 PM


All times are GMT +1. The time now is 04:24 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved