FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-29-2006, 11:40 PM
[email protected]
Guest
 
Posts: n/a
Default image processing

hi to all,
I'm developing a filter for imaging with matlab. In few days the code
will be completed but I don't understood if is possible to compile it
directly to vhdl, without rewrite all the stuff from scratch...

Any experience or suggestion about it?

Thanks!

Reply With Quote
  #2 (permalink)  
Old 10-30-2006, 01:18 AM
KJ
Guest
 
Posts: n/a
Default Re: image processing


<[email protected]> wrote in message
news:[email protected] oups.com...
> hi to all,
> I'm developing a filter for imaging with matlab. In few days the code
> will be completed but I don't understood if is possible to compile it
> directly to vhdl, without rewrite all the stuff from scratch...
>
> Any experience or suggestion about it?
>


Check with the folks at Matlab. I seem to remember reading something just
recently about some product that they have that automatically converts
Matlab into VHDL or Verilog. Sorry I don't remember more of the details
though.

KJ



Reply With Quote
  #3 (permalink)  
Old 10-30-2006, 09:09 AM
Hans
Guest
 
Posts: n/a
Default Re: image processing

If you are using Simulink then you can purchase the HDL Coder add-on which
will generate synthesisable HDL for some of your blocks. If you use m-code
then there is a very powerful product called Catalytic MCS which converts
m-code into Catapult (Mentor's C synthesiser) compatible C code, for these 2
products you do need a healthy EDA budget :-)

http://www.mathworks.com/products/slhdlcoder/
http://www.catalyticinc.com/

Hans
www.ht-lab.com

<[email protected]> wrote in message
news:[email protected] oups.com...
> hi to all,
> I'm developing a filter for imaging with matlab. In few days the code
> will be completed but I don't understood if is possible to compile it
> directly to vhdl, without rewrite all the stuff from scratch...
>
> Any experience or suggestion about it?
>
> Thanks!
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
ANN: FPGA image processing camera [email protected] FPGA 4 10-12-2006 09:33 PM
EDK vs. ISE for image processing fpganovice FPGA 12 08-19-2006 02:52 AM
Image processing libraries and VHDL john FPGA 1 12-23-2005 05:27 PM
Re: hardware image processing - log computation Stan FPGA 1 09-20-2003 12:58 AM


All times are GMT +1. The time now is 01:21 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved