FPGA Central
World's 1st FPGA Portal
Home
Events
Blog
Group
Jobs
FPGA Seek
FPGA Groups
>
NewsGroup
>
FPGA
How to read back!
User Name
Remember Me?
Password
Register
FAQ
Members List
Calendar
Search
Today's Posts
Mark Forums Read
FPGA
comp.arch.fpga newsgroup (usenet)
LinkBack
Thread Tools
Display Modes
#
1
(
permalink
)
03-03-2005, 05:35 PM
VSR
Guest
Posts: n/a
How to read back!
Newbie Question, how to read back a configuration? I am using a Xess-50
board with Sparatan2 on it.
Please refer to any good tutorial on readback, if possible.
Thanks,
VSR
Bookmarks
Digg
del.icio.us
StumbleUpon
Google
«
Fault Tolerant FPGA design
|
Lattice lowcost flash FPGAs announced
»
Thread Tools
Show Printable Version
Email this Page
Display Modes
Linear Mode
Switch to Hybrid Mode
Switch to Threaded Mode
Posting Rules
You
may not
post new threads
You
may not
post replies
You
may not
post attachments
You
may not
edit your posts
BB code
is
On
Smilies
are
On
[IMG]
code is
On
HTML code is
Off
Trackbacks
are
On
Pingbacks
are
On
Refbacks
are
On
Forum Rules
Similar Threads
Thread
Thread Starter
Forum
Replies
Last Post
Read back FPGA configuration
alonzo
FPGA
7
09-30-2004
05:57 PM
what is back annotation
Raghavendra
FPGA
1
01-29-2004
05:36 PM
How to change Read Only Constraint to Read-Write
Isaac
FPGA
3
07-10-2003
03:43 PM
All times are GMT +1. The time now is
12:56 AM
.
Contact Us
-
FPGA Central
-
Archive
-
Privacy Statement
-
Terms of Service
-
Top
Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by
vBSEO
3.2.0
Copyright 2008 @ FPGA Central. All rights reserved
LinkBack
LinkBack URL
About LinkBacks
Bookmark & Share
Digg this Thread!
Add Thread to del.icio.us
Bookmark in Technorati
Furl this Thread!