FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
How to convert a pattern to SVF

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

05-24-2004, 05:22 PM

Ste

Guest

Posts: n/a

How to convert a pattern to SVF

Hi all,

I have some test programs for a device that have been developed inside
a verilog testbench; the result of the simulation is an EVCD file that
I am able to convert to WGL and ASC.

The issue is that I need to get a SVF version of it...

Does anybody knows of a tool that can convert my EVCD or WGL or ASC
stimuli to SVF?

Thanks & Regards,

Steve

Bookmarks

« FPGA Board with Flash Memory | Xilinx V2P: DCM and changing input clock »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
pattern generator code	Chip	Verilog	7	07-19-2008 12:55 AM
can I convert DPRAM to SPRAM?	vlsifresher	Verilog	0	02-20-2007 02:54 PM
how to convert .db file to .v	sravan reddy	Verilog	1	08-08-2005 07:27 PM
nios-convert	evan	Verilog	0	03-25-2005 08:41 AM

All times are GMT +1. The time now is 01:37 AM.