FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-16-2006, 03:12 PM
pinku
Guest
 
Posts: n/a
Default Hold margin for asynchronous Interface

Hello,

I am doing some Excel timing analysis of asynchronous interface.
I am finding difficult in formulating the formula for HOLD time margin.

Write Transaction:
Setup margin (flash) = Control strobe time (Max) - Input setup
requirement of the receiver (Flash) + control trace delay- data trace
delay

what about Hold margin?

Read Transaction:

Setup margin (processor) = Control strobe time (Max) - Input setup
requirement of the receiver (processor) + control trace delay- data
trace delay

what about Hold margin?

I am tabulating for different value of Control and Data trace.

Any help will be great.
Thanks and regards
Praveen

Reply With Quote
  #2 (permalink)  
Old 06-17-2006, 07:04 PM
Genome
Guest
 
Posts: n/a
Default Re: Hold margin for asynchronous Interface


"pinku" <praveenku[email protected]> wrote in message
news:[email protected] ps.com...
> Hello,
>
> I am doing some Excel timing analysis of asynchronous interface.
> I am finding difficult in formulating the formula for HOLD time margin.
>
> Write Transaction:
> Read Transaction:
>
>
> Any help will be great.
> Thanks and regards
> Praveen
>


I don't know **** but I would read the data sheet.

Hey, it's not like helping is a problem. I help lots of people every day.

Makes me feel good to help you.
Makes you feel good to have got some help.
Makes me feel better knowing I have helped someone who needed some help.
Makes me feel cuddly by giving the right sort of help.

It's a win win situation.

We should all try and help each other.

Thank you in advance for your appreciation of my efforts.

DNA


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
FPGA interface to an asynchronous microcontroller memory bus Laurent Pinchart FPGA 20 03-02-2005 12:46 AM
Hold violations a2zasics FPGA 1 12-22-2003 07:06 AM
Hold violation and PLL a2zasics FPGA 2 12-05-2003 07:23 PM


All times are GMT +1. The time now is 01:57 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved