FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-01-2006, 01:12 AM
Brannon
Guest
 
Posts: n/a
Default floating point MAC, duh!

[ranton] Considering the vast improvements in DSP-type IP and chip
resources, I'm baffled as to why multiply-accumulate (MAC) is not
included in the average set of floating point operator cores and FPUs.
It just seems fundamental to me. Using heavily pipelined atomic
multipliers and adders makes for an awefully slow MAC. [rantoff] Those
wishing to impelement such a thing should look up Yong Dou's work on
the internet. Here's one link:
ce.et.tudelft.nl/publicationfiles/973_567_f43-dou.pdf

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
A better way to do embedded Floating point? David Smith FPGA 1 09-30-2004 05:22 PM
Floating Point With Xilinx EDK (PPC)? Dave FPGA 8 05-13-2004 04:19 PM
Floating Point in Verilog Marek Verilog 0 04-15-2004 12:51 AM
V2Pro floating point Bruce Warkentin FPGA 1 01-07-2004 11:30 AM
Floating Point support Ed J FPGA 5 11-14-2003 11:18 PM


All times are GMT +1. The time now is 03:18 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved