FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-10-2006, 08:53 AM
jajo
Guest
 
Posts: n/a
Default Finite State Machine

Hi,

Do you think that it is a good idea to control several blocks of the
design (for example with a 802.11 transceiver) with a finite state
machine? or maybe with a microcontroller? . The idea consists on
implementing everything into a FPGA.

Thanks

Reply With Quote
  #2 (permalink)  
Old 10-12-2006, 08:30 AM
backhus
Guest
 
Posts: n/a
Default Re: Finite State Machine

jajo schrieb:
> Hi,
>
> Do you think that it is a good idea to control several blocks of the
> design (for example with a 802.11 transceiver) with a finite state
> machine? or maybe with a microcontroller? . The idea consists on
> implementing everything into a FPGA.
>
> Thanks
>

Hi Jajo,
can you offer any better idea?
If you are just not sure what to prefer (FSM or microcontroller) find
out the original(!) meaning of "KCPSM". :-)

have a nice synthesis
Eilert
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How to print a state flow graph for a state machine using Xilinx ISE or ModelSim Weng Tianxiang FPGA 3 07-25-2006 03:19 PM
About finite state machine Chih-Hsu Yen Verilog 1 03-14-2006 10:50 AM
Verilog problems with SelectRAM clocking within a finite state machine StuartG FPGA 1 04-14-2005 06:02 PM
Monolithic state machine or structured state machine? vax,3900 FPGA 6 05-12-2004 03:06 AM


All times are GMT +1. The time now is 03:03 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved