FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-08-2007, 02:43 AM
[email protected]
Guest
 
Posts: n/a
Default the FPGA gate way

hi all:
Recently i'm doing the FPGA gate way. I have a smsc netcard(MAC
+PHY). My main task is the gateway can receive and transmit the data
package with the smsc chip.
Generally this task is well done using a driver on a OS (such
Linux). Now my aim is implement the same work of driver with VHDL.
Is some guy have done same work before? Or give me some advice?

thanks all.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Memory gate count in ASIC and in FPGA [email protected] FPGA 6 03-17-2005 04:05 AM
ADV: 2M Gate FPGA Protosystem (DIY - selfmade) for sale (0.99 starting no reserve) Antti Lukats FPGA 0 08-11-2004 10:48 PM
calculate the number of logic gate in FPGA Jason FPGA 14 04-22-2004 06:20 PM


All times are GMT +1. The time now is 02:17 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved