 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
|
|||||||
| FPGA comp.arch.fpga newsgroup (usenet) |
|
|
|
 |
|
|
LinkBack | Thread Tools | Display Modes |
06-24-2009, 12:49 AM
|
|||
|
|||
EPM7064 Altera PLD oe1\oe2\gclr1
Hi all
Just curious about the EPM7064 Altera CPLD. I designed a small system around it and I am curious how necessary it is to tie down Oe1 and Oe2 to ground and Gclr to Vcc. Currently I only have Oe1 grounded the others left floating and Gclk1 connected to my oscillator. My code is simple and clean but the outputs (after downloading to the device) appear to be floating ... which leads me to believe I may need to ground Oe2 and tie Gclr to a pullup Anyone here with knowledge/experience working with Altera CPLD's? Thanks in advance 
|
|
06-24-2009, 08:50 PM
|
|||
|
|||
|
Re: EPM7064 Altera PLD oe1\oe2\gclr1
"Aldorus" <[email protected]> wrote in message news:ZZc0m.272932$[email protected].. > Hi all > > > Just curious about the EPM7064 Altera CPLD. I designed a small > system around it and I am curious how necessary it is to tie down > Oe1 and Oe2 to ground and Gclr to Vcc. > > Currently I only have Oe1 grounded the others left floating and Gclk1 > connected to my oscillator. > > My code is simple and clean but the outputs (after downloading to the > device) appear to be floating ... which leads me to believe I may need > to ground Oe2 and tie Gclr to a pullup > > Anyone here with knowledge/experience working with Altera CPLD's? > Thanks in advance I connected pins 1, 2 and 44 to ground as the pin report suggested and it worked for me.
|
|
06-25-2009, 09:58 PM
|
|||
|
|||
|
Re: EPM7064 Altera PLD oe1\oe2\gclr1
> I connected pins 1, 2 and 44 to ground as the pin report suggested and
> it worked for me. pin report? theres a seperate pin report from the Quartus II software? where? would it be there if i assigned the pins manually?
|
|
06-26-2009, 08:36 PM
|
|||
|
|||
|
Re: EPM7064 Altera PLD oe1\oe2\gclr1
"Aldorus" <[email protected]> wrote in message news:EFQ0m.184232$[email protected].. >> I connected pins 1, 2 and 44 to ground as the pin report suggested and >> it worked for me. > > pin report? > theres a seperate pin report from the Quartus II software? > where? > would it be there if i assigned the pins manually? > I have a .pin file in the project folder.
|
|
| Bookmarks |
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| equivalent Xilinx FPGA for Altera Stratix II GX-60 ,Altera StratixII GX-90 | [email protected] | FPGA | 3 | 01-31-2008 06:11 AM |
| equivalent Xilinx FPGA for Altera Stratix II GX-60 ,Altera StratixII GX-90 | chaitu | VHDL | 1 | 01-28-2008 01:46 PM |
| How do I erase an Altera EPM7064 with JTAG lockout | John Kortink | FPGA | 1 | 10-23-2006 11:08 PM |
| some +. for Altera | Antti Lukats | FPGA | 14 | 03-29-2005 04:45 PM |
| Altera Quartus II 4.2 SP1 fit problem and Altera APEX20KE clock problem | Manfred Balik | FPGA | 3 | 03-04-2005 08:04 AM |
All times are GMT +1. The time now is 04:31 AM.
