FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-30-2007, 05:21 PM
[email protected]
Guest
 
Posts: n/a
Default EDP 2007 (Power and DFM Focus) -- Early Registration Ends 03/31/07

ELECTRONIC DESIGN PROCESSES (EDP) 2007
April 12 & 13, 2007
Monterey Beach Hotel, Monterey, California


The Electronic Design Processes (EDP) provides a forum for a cross-
section of the design community to discuss state-of-the-art electronic
design processes and CAD methodologies. This year's meting has been
put together around the themes of Power Methodologies and DFM. There
are focused sessions on the following topics:



Power Methodologies
Design for Manufacturing
EDA Standards
Multi-core Issues


Distinguished technologists from the semiconductor industry will be
speaking on these topics. Invited speakers from ARM, Freescale, IBM,
Intel, Magma, Mentor, NXP, QualComm, Synopsys, Si2, Texas Instruments,
and many more organizations will be sharing their thoughts on these
critical issues facing the industry.



For more details on the EDP 2007 program, please visit www.eda.org/edps



For early registration, either you can follow the link on the www.eda.org/edps
website or directly go to https://icm3.ieee.org/eventmanager/o...?eventcode=2a8
to register for the conference. The conference fee ($250 with IEEE)
also covers the cost for the following:
Proceedings
Reception on April 11
Breakfasts for April 12 and 13
Lunches for April 12 and 13
Conference break snacks
Dinner Banquet for April 12


For hotel registration, please either follow the link on www.eda.org/edps
or directly go to http://www.montereybeachresort.com/ or call
1-800-242-8627. There are a limited number of rooms available for the
conference special rate so please book early to get this discounted
rate.
Due to the limited seating availability, please register early to
ensure a seat. Early Registration Ends 03/31/07.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
EDP 2007 (Power and DFM Focus) -- Early Registration Ends 03/31/07 [email protected] Verilog 0 03-30-2007 05:11 PM
EDPS 2005 Early Registration Ends March 16, 2005 [email protected] FPGA 0 03-15-2005 10:32 PM
EDPS 2005 Early Registration Ends March 16, 2005 [email protected] Verilog 0 03-15-2005 10:26 PM
6th MAPLD: End of Early Registration and Program Announcement Richard B. Katz FPGA 0 08-06-2003 02:16 AM


All times are GMT +1. The time now is 07:21 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved