FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-25-2007, 08:53 PM
JD Newcomb
Guest
 
Posts: n/a
Default EDK Microblaze project without OPB?

Hi, all.

Is it known to be possible to create a Microblaze system without the
OPB?

For example, say I have 1 MicroBlaze with 16KB of d&i BRAM, but I
don't necessarily need the off-chip SDRAM or UART (or any OPB slave
peripheral at all), so I don't include the OPB. And say it's part of a
larger network to justify not needing the OPB for any peripherals.

Currently, my 8.2 version has an issue with the BRAM when I don't
include the OPB, and gives me an error (ERROR:Mablib:482). I was
wondering if this is a problem with my particular system, or if it's a
universal requirement for MicroBlaze projects to include at least one
OPB slave. Or if it's a legitimate bug.

Thanks!

----JD----

Reply With Quote
  #2 (permalink)  
Old 07-25-2007, 09:22 PM
Siva Velusamy
Guest
 
Posts: n/a
Default Re: EDK Microblaze project without OPB?

JD Newcomb wrote:
> Hi, all.
>
> Is it known to be possible to create a Microblaze system without the
> OPB?
>
> For example, say I have 1 MicroBlaze with 16KB of d&i BRAM, but I
> don't necessarily need the off-chip SDRAM or UART (or any OPB slave
> peripheral at all), so I don't include the OPB. And say it's part of a
> larger network to justify not needing the OPB for any peripherals.
>
> Currently, my 8.2 version has an issue with the BRAM when I don't
> include the OPB, and gives me an error (ERROR:Mablib:482). I was
> wondering if this is a problem with my particular system, or if it's a
> universal requirement for MicroBlaze projects to include at least one
> OPB slave. Or if it's a legitimate bug.
>


It should be possible to create such a system. I've seen projects that
only have MicroBlaze + LMB + a peripheral on FSL.

-Siva
Reply With Quote
  #3 (permalink)  
Old 07-25-2007, 10:43 PM
morphiend
Guest
 
Posts: n/a
Default Re: EDK Microblaze project without OPB?

On Jul 25, 4:22 pm, Siva Velusamy <siva.velus...@xilinx.com> wrote:
> JD Newcomb wrote:
> > Hi, all.

>
> > Is it known to be possible to create a Microblaze system without the
> > OPB?

>
> > For example, say I have 1 MicroBlaze with 16KB of d&i BRAM, but I
> > don't necessarily need the off-chip SDRAM or UART (or any OPB slave
> > peripheral at all), so I don't include the OPB. And say it's part of a
> > larger network to justify not needing the OPB for any peripherals.

>
> > Currently, my 8.2 version has an issue with the BRAM when I don't
> > include the OPB, and gives me an error (ERROR:Mablib:482). I was
> > wondering if this is a problem with my particular system, or if it's a
> > universal requirement for MicroBlaze projects to include at least one
> > OPB slave. Or if it's a legitimate bug.

>
> It should be possible to create such a system. I've seen projects that
> only have MicroBlaze + LMB + a peripheral on FSL.
>
> -Siva


You don't need an OPB connection for the MicroBlaze to operate
properly. It's possible that the MicroBlaze can be connected only via
LMB (or XCL) and FSL. One possible system is using multiple
MicroBlazes as stream processors where data is pushed in via the FSL
to one MicroBlaze. This MB then performs some data calculation/
manipulation/etc then passes it to another MB via the FSL. This MB
could perform data repackaging, DMA chain creation, etc and then push
the data to another piece of hardware (internal or external), once
again via FSL.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
project help project help FPGA 3 01-22-2007 05:39 AM
ISE project with a Microblaze submodule: timing constrains warning Raymond FPGA 1 12-22-2005 01:47 PM
Re: Help with this project. sirisha Verilog 0 11-11-2004 05:02 PM
Re: Help with this project. sirisha Verilog 2 11-04-2004 01:14 PM


All times are GMT +1. The time now is 08:17 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2010, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved