FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
Dual Port Block RAM Inference

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

02-14-2006, 07:45 AM

Yaseen Zaidi

Guest

Posts: n/a

Dual Port Block RAM Inference

I infer a Dual Port Block RAM with port A as R/W and port B as R only
with dual clock, dual address, dual EN and dual DOB connected to B.
However, ISE reports mode READ FIRST and dual mode WRITE FIRST which is
contradicting since dual port B shall never be written.

Any thoughts?

YZ

Bookmarks

« cheap USB analyzer based on FPGA | Newb question about Xilinx Impact and parallel cable III .... »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Malfunctioning dual port block ram.	Aniket Naik	FPGA	6	06-01-2004 02:54 PM
Inferring Dual Port Block RAM	Tom Hawkins	FPGA	2	11-14-2003 09:47 PM

All times are GMT +1. The time now is 02:31 AM.