FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-07-2007, 07:10 PM
berton
Guest
 
Posts: n/a
Default DMA with ipif / user_logic

Hi!

For a small project running Linux on a Virtex2pro, I need to write an
IP-component, that recive data from portpins and can transfer data to
RAM directly.
I'm tring to understand DMA, generated by Xilinx EDK (8.2) wizzard.
I think, I've understand some basics. Afer writing the datalength in
the register, the transfer will begin. Correct?
Writing datalength, source- and destinationaddress is done by the
driver?
But how cat I write data from the user_logic to the memory?

Reply With Quote
  #2 (permalink)  
Old 05-07-2007, 10:12 PM
idp2
Guest
 
Posts: n/a
Default Re: DMA with ipif / user_logic

On May 7, 1:10 pm, berton <werbu...@gmx.de> wrote:
> Hi!
>
> For a small project running Linux on a Virtex2pro, I need to write an
> IP-component, that recive data from portpins and can transfer data to
> RAM directly.
> I'm tring to understand DMA, generated by Xilinx EDK (8.2) wizzard.
> I think, I've understand some basics. Afer writing the datalength in
> the register, the transfer will begin. Correct?
> Writing datalength, source- and destinationaddress is done by the
> driver?
> But how cat I write data from the user_logic to the memory?


Hi,

What kind of developement board are you working with? Are you working
with a PCI-based dev board? I've worked with a Spartan3 dev board in
Linux and have managed to successfully achieve DMA transfers.

Best,
Ian

Reply With Quote
  #3 (permalink)  
Old 05-07-2007, 11:12 PM
berton
Guest
 
Posts: n/a
Default Re: DMA with ipif / user_logic

On 7 Mai, 22:12, idp2 <ian.pei...@gmail.com> wrote:
> On May 7, 1:10 pm, berton <werbu...@gmx.de> wrote:
>
> > Hi!

>
> > For a small project running Linux on a Virtex2pro, I need to write an
> > IP-component, that recive data from portpins and can transfer data to
> > RAM directly.
> > I'm tring to understand DMA, generated by Xilinx EDK (8.2) wizzard.
> > I think, I've understand some basics. Afer writing the datalength in
> > the register, the transfer will begin. Correct?
> > Writing datalength, source- and destinationaddress is done by the
> > driver?
> > But how cat I write data from the user_logic to the memory?

>
> Hi,
>
> What kind of developement board are you working with? Are you working
> with a PCI-based dev board? I've worked with a Spartan3 dev board in
> Linux and have managed to successfully achieve DMA transfers.
>
> Best,
> Ian


thanks for answering!
We are working with the xilinx xup v2p with a patched linux 2.6 kernel.

Reply With Quote
  #4 (permalink)  
Old 05-08-2007, 03:49 AM
idp2
Guest
 
Posts: n/a
Default Re: DMA with ipif / user_logic

On May 7, 5:12 pm, berton <werbu...@gmx.de> wrote:
> On 7 Mai, 22:12, idp2 <ian.pei...@gmail.com> wrote:
>
>
>
> > On May 7, 1:10 pm, berton <werbu...@gmx.de> wrote:

>
> > > Hi!

>
> > > For a small project running Linux on a Virtex2pro, I need to write an
> > > IP-component, that recive data from portpins and can transfer data to
> > > RAM directly.
> > > I'm tring to understand DMA, generated by Xilinx EDK (8.2) wizzard.
> > > I think, I've understand some basics. Afer writing the datalength in
> > > the register, the transfer will begin. Correct?
> > > Writing datalength, source- and destinationaddress is done by the
> > > driver?
> > > But how cat I write data from the user_logic to the memory?

>
> > Hi,

>
> > What kind of developement board are you working with? Are you working
> > with a PCI-based dev board? I've worked with a Spartan3 dev board in
> > Linux and have managed to successfully achieve DMA transfers.

>
> > Best,
> > Ian

>
> thanks for answering!
> We are working with the xilinx xup v2p with a patched linux 2.6 kernel.



Have you looked at this yet? It has a pretty good section on reading
and writing to RAM that should answer most of your questions.

Ian

Reply With Quote
  #5 (permalink)  
Old 05-08-2007, 10:12 AM
berton
Guest
 
Posts: n/a
Default Re: DMA with ipif / user_logic

On 8 Mai, 03:49, idp2 <ian.pei...@gmail.com> wrote:
> On May 7, 5:12 pm, berton <werbu...@gmx.de> wrote:
>
> > On 7 Mai, 22:12, idp2 <ian.pei...@gmail.com> wrote:

>
> > > On May 7, 1:10 pm, berton <werbu...@gmx.de> wrote:

>
> > > > Hi!

>
> > > > For a small project running Linux on a Virtex2pro, I need to write an
> > > > IP-component, that recive data from portpins and can transfer data to
> > > > RAM directly.
> > > > I'm tring to understand DMA, generated by Xilinx EDK (8.2) wizzard.
> > > > I think, I've understand some basics. Afer writing the datalength in
> > > > the register, the transfer will begin. Correct?
> > > > Writing datalength, source- and destinationaddress is done by the
> > > > driver?
> > > > But how cat I write data from the user_logic to the memory?

>
> > > Hi,

>
> > > What kind of developement board are you working with? Are you working
> > > with a PCI-based dev board? I've worked with a Spartan3 dev board in
> > > Linux and have managed to successfully achieve DMA transfers.

>
> > > Best,
> > > Ian

>
> > thanks for answering!
> > We are working with the xilinx xup v2p with a patched linux 2.6 kernel.

>
> Have you looked at this yet? It has a pretty good section on reading
> and writing to RAM that should answer most of your questions.
>
> Ian


sorry, what you mean exact?

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
DMA issues with IPIF on V2P el_boricua FPGA 0 08-25-2005 10:38 PM
IPIF LogiCore? Michael Dales FPGA 1 06-17-2005 02:46 PM
IPIF Fayette Sims FPGA 4 05-06-2005 02:16 AM
OPB IPIF HELP!!! Marco FPGA 0 02-15-2005 08:56 PM
IPIF Norbert Abel FPGA 1 01-31-2005 06:22 PM


All times are GMT +1. The time now is 01:33 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved