FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-04-2007, 02:22 AM
Koustav
Guest
 
Posts: n/a
Default Create and Import Peripheral in EDK

Hello everybody,

I am trying to interface my user logic ip_inv through the OPB in EDK
using a register like this:

the c code in my test_application to access the ipcore is :

IP_INV_mWriteReg(0x00000010, 0, read_val);
read_val2=IP_INV_mReadReg(0x00000010, 0);

My user logic is just a not operation. How do we make sure that the
value is written from the IPIF register into the user logic and then
back to the IPIF register ? I am expecting a inverted value in
"read_value2" but I am getting the same value as "read_value".


Thanks,
KOustav

Reply With Quote
  #2 (permalink)  
Old 06-04-2007, 10:42 AM
Pablo
Guest
 
Posts: n/a
Default Re: Create and Import Peripheral in EDK

On Jun 4, 2:22 am, Koustav <kousta...@gmail.com> wrote:
> Hello everybody,
>
> I am trying to interface my user logic ip_inv through the OPB in EDK
> using a register like this:
>
> the c code in my test_application to access the ipcore is :
>
> IP_INV_mWriteReg(0x00000010, 0, read_val);
> read_val2=IP_INV_mReadReg(0x00000010, 0);
>
> My user logic is just a not operation. How do we make sure that the
> value is written from the IPIF register into the user logic and then
> back to the IPIF register ? I am expecting a inverted value in
> "read_value2" but I am getting the same value as "read_value".
>
> Thanks,
> KOustav


why don`t you implement a sum operator?. It is simplest and it
provides you that information.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: EDK : Import Custom Peripheral Andrew Dupont FPGA 0 03-27-2007 04:23 PM
Can't get my Verilog Peripheral to import into XPS! Any tricks? [email protected] FPGA 7 07-13-2006 10:03 PM
Core import into ISE Roger FPGA 4 09-20-2005 10:30 PM
XPS: Create/Import File structure [email protected] FPGA 0 05-18-2005 10:28 PM
How to Connect User-Defined Master Peripheral to SDRAM Slave Peripheral in SOPC Builder Pino FPGA 0 06-27-2004 12:44 AM


All times are GMT +1. The time now is 02:24 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved