 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
|
|||||||
| FPGA comp.arch.fpga newsgroup (usenet) |
|
|
|
 |
|
|
LinkBack | Thread Tools | Display Modes |
10-09-2006, 05:04 PM
|
|||
|
|||
Control of physical layer in a 802.11b
Hi,
I am developing the physical layer of one 802.11b transceiver, I have designed the DBPSK, DQPSK, CCK modulators, scrambler, etc ... and now I have a doubt: How can I control them? ... I will explain the reason of my doubt: As you know, the frame has three parts: preamble, header and data ... the preamble can be trasmitted at 1 Mbps, the header at 2Mbps and data at 5.5Mbps ... How can the physical layer know when it must change the modulation. A finite state machine?? a microcontroller? ... I am not sure about that. To complete the context I can say that: I am developing it with SPW (Coware) and my objetive is implement it into FPGA. Thanks. Jajo 
|
|
| Bookmarks |
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| implement IP TCP Layer in FPGA | freechip | FPGA | 2 | 02-24-2006 11:29 PM |
| CFP: SECOND CALL FOR PAPERS. Special Issue: Operational Control of Wafer Production. Production Planning & Control International Journal | Rub?n Ruiz | FPGA | 0 | 01-24-2005 04:34 PM |
| DPI layer | [email protected] | Verilog | 3 | 12-17-2004 11:59 PM |
| CALL FOR PAPERS. Special Issue: Operational Control of Wafer Production. Production Planning & Control International Journal | Rubén Ruiz | FPGA | 0 | 07-26-2004 05:05 PM |
| Please, I need help with a mpeg layer 1 decoder in vhdl | jacobo | FPGA | 3 | 05-17-2004 10:05 AM |
All times are GMT +1. The time now is 02:35 AM.
