FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-01-2004, 06:10 PM
Johnson
Guest
 
Posts: n/a
Default Compact Flash Peripheral Design with FPGA

Hello,

I am currently involved in designing a Compact Flash Peripheral --- a
GPS Receiver for TDS Recon or PocketPC. The power consumption is very
critical. Does anybody know any xilinx parts have requirements close
to or less than 100mA?

Could anybody please let me know the advantages to use FPGA for the CF
peripheral, other than a DSP or ASIC? You know the price is quite
different.

Is it important for the CF GPS Receiver to support all three modes of
CF (Memory, I/O, and True IDE)? If we want to support all 3 modes,
which one is a better choice for the project, FPGA or DSP?

Could anybody please

Thank you very much in advance.

Johnson
Reply With Quote
  #2 (permalink)  
Old 12-01-2004, 07:01 PM
Amontec, Larry
Guest
 
Posts: n/a
Default Re: Compact Flash Peripheral Design with FPGA

Johnson wrote:
> Hello,
>
> I am currently involved in designing a Compact Flash Peripheral --- a
> GPS Receiver for TDS Recon or PocketPC. The power consumption is very
> critical. Does anybody know any xilinx parts have requirements close
> to or less than 100mA?
>
> Could anybody please let me know the advantages to use FPGA for the CF
> peripheral, other than a DSP or ASIC? You know the price is quite
> different.
>
> Is it important for the CF GPS Receiver to support all three modes of
> CF (Memory, I/O, and True IDE)? If we want to support all 3 modes,
> which one is a better choice for the project, FPGA or DSP?
>
> Could anybody please
>
> Thank you very much in advance.
>
> Johnson


Hi Johson,

For your work, FPGA and CPLD devices are not the good choice : very
expensive and very bad for critical consumption applications.

You have to work with a low power cpu like a simple PIC or an AVR (8 to
16 bits).

We have done an datalogger application using a CF and a PIC cpu. This
application emulate Memory read/write access from/to the CF via the IO
ports of the PIC. Also, we have a file system in the PIC cpu able to
read and to write and manage different files in the CF.

Also, you will be able to emulate TRUE IDE from the PIC IO port if it is
needed.

The choice of the cpu will be depending about the rest of the design.

Actually, we are starting a new datalogger using a Philips ARM 7 PLC2106
(32 bit cpu) + CF + many AD/DA. In this new project, a 32 bit cpu is
important because we need to process many external inputs/outputs.
(also, we are thinking to use an CPLD for accelerating some processing JOB)

For a GPS receiver application, a 8bit or 16 bit cpu will be enough ->
low cost and low power.

NOTE: we done last year an application with GPS Receiver. Also, we may
design your application very quickly merging our know-how from our two
precednet projects : CF file system + GPS receiver.

Best regards,
Laurent Gauch
www.amontec.com
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Newbie: Read from Compact Flash using System ACE Frank Wang FPGA 4 12-23-2004 06:10 PM
FPGA design sample for Compact Flash peripheral Johnson FPGA 2 11-29-2004 07:50 PM
FPGA in a Compact Flash format. John Carter FPGA 5 07-21-2004 06:32 AM
Compact Flash FPGA card Iwo Mergler FPGA 4 05-13-2004 11:14 AM


All times are GMT +1. The time now is 04:01 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved