 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
|
|||||||
| FPGA comp.arch.fpga newsgroup (usenet) |
|
|
|
 |
|
|
LinkBack | Thread Tools | Display Modes |
06-18-2009, 05:17 PM
|
|||
|
|||
Calculation of the CRC-32 directly of 512bits OR use buffers of 8 bits step by step?
Good morning
In fact, my problem sums up as follows: I have a "word" of 512 bits (6 bytes of address of destination + 6 bytes of source address + 2 bytes of ether type + 50 bytes of data) which is the presentation of a party of a ethernet packet which is necessary for us to calculate CRC-32 which is going to end this packet. I wanted to know if the calculation of this CRC will be able to be built byte by byte if I have an algorithm which takes a word of 8 bits in entrance and that calculates a first CRC and uses this last to calculate the following etc... up to exhaustion of the 512 bits? Or make an algorithm which takes the word of 512 in entrance directly? Thank you in advance 
|
|
| Bookmarks |
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Discrete IIR and step size | sancho-fx1 | DSP | 5 | 07-09-2007 07:36 PM |
| Variable step size LMS | Richard_K | DSP | 2 | 11-16-2006 11:43 PM |
| Re: LCD and step-up DC-DC converter. | Rob Judd | FPGA | 0 | 08-05-2003 04:47 AM |
| Re: LCD and step-up DC-DC converter. | Symon | FPGA | 0 | 08-05-2003 12:33 AM |
| step by step loading a design into flash with nios excalibur | jaap de verwant slachter | VHDL | 0 | 07-01-2003 03:02 PM |
All times are GMT +1. The time now is 08:01 PM.
