FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
Cadence offers to buy Mentor Graphics for $1.45B

Mark Forums Read

FPGA comp.arch.fpga newsgroup (usenet)

Reply

#1 (permalink)

Old

06-17-2008, 06:10 PM

Dave

Guest

Posts: n/a

Default

Cadence offers to buy Mentor Graphics for $1.45B

http://biz.yahoo.com/ap/080617/caden..._graphics.html

Reply With Quote

#2 (permalink)

Old

06-17-2008, 07:10 PM

HT-Lab

Guest

Posts: n/a

Default

Re: Cadence offers to buy Mentor Graphics for $1.45B

"Dave" <[email protected]> wrote in message
news:[email protected]...
> http://biz.yahoo.com/ap/080617/caden..._graphics.html

Worrying.....:-(

Hans
www.ht-lab.com

Reply With Quote

#3 (permalink)

Old

06-18-2008, 04:55 AM

Joseph H Allen

Guest

Posts: n/a

Default

Re: Cadence offers to buy Mentor Graphics for $1.45B

In article <[email protected]>,
Dave <[email protected]> wrote:
>http://biz.yahoo.com/ap/080617/caden..._graphics.html

EDA monopoly! But in the long run I think the real competition is going to
be freeware.

--
/* [email protected] AB1GO */ /* Joseph H. Allen */
int a[1817];main(z,p,q,r){for(p=80;q+p-80;p-=2*a[p])for(z=9;z--

q=3&(r=time(0)
+r*57)/7,q=q?q-1?q-2?1-p%79?-1:0

Stick Out Tongue

%79-77?1:0

Stick Out Tongue

<1659?79:0

Stick Out Tongue

>158?-79:0,q?!a[p+q*2
]?a[p+=a[p+=q]=q]=q:0:0;for(;q++-1817

printf(q%79?"%c":"%c\n"," #"[!a[q-1]]);}

Reply With Quote

#4 (permalink)

Old

06-18-2008, 03:09 PM

RCIngham

Guest

Posts: n/a

Default

Re: Cadence offers to buy Mentor Graphics for $1.45B

>http://biz.yahoo.com/ap/080617/caden..._graphics.html
>

John Cooley has posted a copy of Fister's letter to Rhines:
http://www.deepchip.com/wiretap/080617.html

I wonder whether this will wake Synopsys up?

Reply With Quote

Reply

Bookmarks

« FPGA configuration Beginner questions... | Precision Synthesis verilog netlist black box question »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
IAR Embedded Workbench, Zuken Cadstar, Proteus, Altium Designer, Xilinx.EDK.v9.1, Xilinx PlanAhead, Xilinx ChipScope Pro, Cadence OrCAD, Agilent Genesys, MENTOR.GRAPHICS.MODELSIM, other ...	ola	FPGA	0	11-09-2007 03:22 PM
Development Board Offers	John Adair	FPGA	0	08-09-2006 09:20 PM
EDA, PCB, Mentor Graphics programs 2006 - , programs,	[email protected]	FPGA	0	05-31-2006 10:05 PM
Newbie Question: Compiling VHDL in Mentor Graphics	jk	FPGA	0	01-03-2004 09:03 AM

All times are GMT +1. The time now is 01:48 PM.