FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
BSB/XBD Problem

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

06-16-2009, 09:12 AM

luudee

Guest

Posts: n/a

BSB/XBD Problem

Hi All,

I am having problems with a vendors XBD file. Specifically I
get the following error message:

ERROR:MDT - issued from TCL procedure "check_partno" line 21
DDR2_SDRAM (mpmc) -
The parameter C_MEM_PARTNO=EBE52UD6AJUA-6E-E is not found in the
memory
database.
ERROR:MDT - platgen failed with errors!

I understand that Xilinx tools do not know the "EBE52UD6AJUA-6E-E"
memory module. How do I fix this problem ? The module seems to
be described in the XBD file. What is the "memory database" the
message above refers to ?

Thanks,
rudi

Bookmarks

« How to convert from 2x data rate signals to 1x data rate signals | The Newest Special Offers/Discount/Coupons This Week »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Are you face any problem with processor....no problem study the fulldetails here...	[email protected]	VHDL	0	03-09-2008 02:35 PM
Multiple Micorblaze instantion problem solved, Facing debugging related problem.	Shant	FPGA	1	02-08-2007 08:47 AM
problem with timing simulation (clear explanation of problem)	[email protected]	FPGA	1	12-06-2005 12:50 PM
BIG PROBLEM : Configuration Boot Problem Stratix	Patrick	FPGA	4	06-22-2005 05:50 PM
interesting!!! help identify this problem!!! maybe an optimal sampling problem?	Joenyim Kim	DSP	1	04-02-2004 04:53 AM

All times are GMT +1. The time now is 01:11 AM.