FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-14-2009, 06:53 PM
apalopohapa
Guest
 
Posts: n/a
Default Best clock output pin in Spartan-3

Hello.

I am using a global buffer input as clock input, the signal then goe
through a DCM, and I need to output the inverted clock through a pin int
another chip. Can I use any pin for this clock output or are ther
specific pins that better serve this purpose?

Thanks.


Reply With Quote
  #2 (permalink)  
Old 12-14-2009, 07:42 PM
austin
Guest
 
Posts: n/a
Default Re: Best clock output pin in Spartan-3

a,

Any pin will function.

"Better" is a relative term: there are pins with less delay from the
pad on the die to the pin on the package, would you call this better?

If this is what you want (the shortest delay), you need to look at the
delay from the pad to the pin in the package.

This delay is commonly called "flight-time."

Austin

Reply With Quote
  #3 (permalink)  
Old 12-15-2009, 08:16 PM
Nico Coesel
Guest
 
Posts: n/a
Default Re: Best clock output pin in Spartan-3

"apalopohapa" <[email protected]> wrote:

>Hello.
>
>I am using a global buffer input as clock input, the signal then goes
>through a DCM, and I need to output the inverted clock through a pin into
>another chip. Can I use any pin for this clock output or are there
>specific pins that better serve this purpose?


You can use any pin. Its best to use a DDR flipflop in the IOB.

--
Failure does not prove something is impossible, failure simply
indicates you are not using the right tools...
"If it doesn't fit, use a bigger hammer!"
--------------------------------------------------------------
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Do two clock system blocks with one clock running half of other'sneed asynchronous input/output buffers? Weng Tianxiang FPGA 9 10-09-2008 12:42 PM
DCM clock signal output TheThunder VHDL 1 06-12-2007 07:52 PM
Spartan 3 clock to output tristate timing rickman FPGA 8 07-28-2006 12:11 PM
How can I get an output clock phased align with the input clock. chris FPGA 6 06-09-2004 11:54 AM
output = clock Ponkan Verilog 2 09-25-2003 06:50 PM


All times are GMT +1. The time now is 04:40 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved