FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
%age occupation of interconnect resources

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

11-18-2003, 01:20 PM

Nick

Guest

Posts: n/a

%age occupation of interconnect resources

I was wondering how much (in percentage terms, roughly) the
interconnect resources occupy in a typical FPGA.

Is there any paper on the subject?

Thanks

Bookmarks

« using multilinx from ISE to download a bit file | microblaze as submodule »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
SDF Warning: INTERCONNECT -> accOutput(uphierarchy),	[email protected]	Verilog	2	01-20-2008 02:01 PM
What is the meaning of negative interconnect delay in sdf file	[email protected]	Verilog	2	01-10-2007 04:27 AM
Backannotation of Interconnect delays	Steve Hamm	Verilog	0	10-17-2004 10:10 PM
Interconnect delay annotation in VerilogXL	Pankaj Golani	Verilog	0	10-16-2004 12:15 AM

All times are GMT +1. The time now is 02:12 AM.