FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-30-2003, 02:55 AM
Kiyoshi Takagi
Guest
 
Posts: n/a
Default ZR38600/38601 audio serial input interface - HELP !

Hi, we designed a mpeg-dvd video decoder. Then we connect the video
decoder with ZORAN 38600 or 38601 with serial data input. But we do
not have good result from this connection. Some of 'AC3 frame in
32msec' of the AC3 stream data can be decoded successfully but all
others are not. When we use parallel data input the AC3 data could be
decoded successfully. We think that the serial data input interface of
our chip may have some mistakes.

Our interface settings are:

- Stream data input (the AC3 elementary) via SCKA/FSA/SDA/DREQ
- Frame sync mode
- Slave in Zoran (SCKA clock input)
- SCKA Frequency = 27/4(6.75) MHz
- Handshake with the dreq signal
- If the dreq is asserted at the start of frame, the 16 bits
data stream is transferred to Zoran. And even if the dreq
in negated in the middle of this 16 bits transfer, 16-bit
data transfer is not stopped.
- The audio stream data buffer in DRAM is big, so the audio
data can be sent to Zoran by the dreq anytime. (It can
transfer over 2 AC3 frame data in one AC3 frame data time.)

Could you please give me any comments for the connection?

thanks in advance,

* Kiyoshi Takagi @ New Japan Radio Company Ltd
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
audio serial port i2s [email protected] FPGA 13 07-23-2008 08:53 PM
Audio interface in Spartan 3E Starter kit FPGA FPGA 1 09-29-2006 08:24 PM
FPGA interface to serial ADC Ki FPGA 5 08-11-2006 06:55 PM
How do I do a serial input for a testbench [email protected] Verilog 2 02-11-2006 04:18 PM
Serial Input Review and Questions Joel FPGA 1 05-20-2005 03:58 AM


All times are GMT +1. The time now is 03:33 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved