FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-03-2005, 05:04 PM
student
Guest
 
Posts: n/a
Default z plane design

i'm designing a simple filter and cannot expand my transfer function
properly to remove the j part

(z-cos@-jsin@)(z-j)

the last one i made was
(z-cos@-jsin@)(z-cos@+jsin@)

which i was able to expand using trigometric identities to get

z^2 -2zcos@ + 1

i've been reading Strouds futher engineering mathematics all day but
cant find a solution
this is prob something really simple i'm just not getting but if
someone could help me out or point me in the right direction i'd really
appreciate it

thanks

Reply With Quote
  #2 (permalink)  
Old 12-03-2005, 08:11 PM
Tim Wescott
Guest
 
Posts: n/a
Default Re: z plane design

student wrote:
> i'm designing a simple filter and cannot expand my transfer function
> properly to remove the j part
>
> (z-cos@-jsin@)(z-j)
>
> the last one i made was
> (z-cos@-jsin@)(z-cos@+jsin@)
>
> which i was able to expand using trigometric identities to get
>
> z^2 -2zcos@ + 1
>
> i've been reading Strouds futher engineering mathematics all day but
> cant find a solution
> this is prob something really simple i'm just not getting but if
> someone could help me out or point me in the right direction i'd really
> appreciate it
>
> thanks
>

You are correct in that you cannot remove the imaginary part of the
first expression.

You can only reduce a product of complex polynomials to a purely real
one if all complex roots have one and only one matching root which is
the complex conjugate. z = cos theta + j sin theta is the complex
conjugate of z = cos theta - j sin theta, so your second expression reduces.

So the transfer function is suspect. Either you cooked it up without
being aware of the need for complex conjugate roots, or there is
something that you aren't telling us. Are you sure that you are not
working with I-Q data expressed as complex, and are being assigned to
make some filters that are asymmetrical around frequency = 0?

--

Tim Wescott
Wescott Design Services
http://www.wescottdesign.com
Reply With Quote
  #3 (permalink)  
Old 12-03-2005, 11:39 PM
student
Guest
 
Posts: n/a
Default Re: z plane design

thanks,
i get it now i think, i know at least what i have to change so i can
remove the j part

do you know of anywhere on the internet or any books that deal with
this?
my entire grasp is of this seems quite suspect

Reply With Quote
  #4 (permalink)  
Old 12-04-2005, 06:02 AM
Tim Wescott
Guest
 
Posts: n/a
Default Re: z plane design

student wrote:
> thanks,
> i get it now i think, i know at least what i have to change so i can
> remove the j part
>
> do you know of anywhere on the internet or any books that deal with
> this?
> my entire grasp is of this seems quite suspect
>

Any good book on signal processing. "Signals and Systems" by Oppenheim,
Wilsky & Young is what I see most often on folks' bookshelves (including
my own) -- I don't know how it'd be without taking the 2nd-year EE
course for which it is the text, but IIRC it should do.

--

Tim Wescott
Wescott Design Services
http://www.wescottdesign.com
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Split Plane maxascent FPGA 32 01-08-2008 11:43 PM
Gnd plane coupling with DDR routing from FPGA <-> DDR? Nial Stewart FPGA 41 11-30-2007 05:44 PM
Roots of a truncated autocorrelation and Z-plane. smisra DSP 0 09-28-2005 03:13 PM
Zeros in right half plane kmietas DSP 4 06-20-2005 05:23 PM
Power plane assignments in a Xilinx PCI card Dan DeConinck FPGA 2 01-13-2004 03:46 AM


All times are GMT +1. The time now is 12:55 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved