FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-01-2004, 05:54 AM
Bruce Sam
Guest
 
Posts: n/a
Default What the use of Eye Diagram and how to analyse it?

I only know eye diagram can use to analyse code disturbing.But I
don't know what the other generally use of it and how to analyse
it.Could you help me?
Best regards!

Reply With Quote
  #2 (permalink)  
Old 10-01-2004, 08:25 AM
Allan Herriman
Guest
 
Posts: n/a
Default Re: What the use of Eye Diagram and how to analyse it?

On 30 Sep 2004 20:54:40 -0700, "Bruce Sam" <[email protected]>
wrote:

>I only know eye diagram can use to analyse code disturbing.But I
>don't know what the other generally use of it and how to analyse
>it.Could you help me?


For relatively simple modulation formats, an eye diagram provides an
easy way of *roughly* measuring the margin in a communications system.

Here's an example:
http://fractional-divider.tripod.com/eye.pdf

The width of the eye provides information about tolerance to jitter,
and the height of the eye gives information about tolerance to
additive noise.
Eye closure (inadequate width or height) is probably due to ISI, so
the eye diagram also gives you an idea of the performance of your
equaliser.


Many communication systems (particularly those that are standardised)
have 'pulse masks' which are used for compliance testing. The eye
must fall within the mask.

See (for example) any of the masks in ITU-T G.703
http://www.itu.int/rec/recommendatio...nt=T-REC-G.703

Many modern oscilloscopes have pulse masks for all the popular
communications standards built in. Just press the right button, and
the 'scope will draw the mask on the screen and count the number of
samples that fall outside the mask. This can be used to get a crude
estimate of BER. However this sort of testing is usually done on the
transmitter output, where any mask violation is regarded as design
fault.
(In my day, we had to stick bits on tape on the 'scope screen.)

Regards,
Allan
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
full timing diagram [email protected] FPGA 0 07-17-2008 12:50 PM
Design analyse methods ALuPin FPGA 7 12-05-2003 08:08 AM
Timing Diagram to HDL Translation Kieran Francisco VHDL 9 09-17-2003 11:37 PM
Timing Diagram to HDL Translation Kieran Francisco Verilog 9 09-17-2003 09:51 AM


All times are GMT +1. The time now is 04:25 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved