FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-14-2009, 05:53 AM
Rajkumar.R
Guest
 
Posts: n/a
Default What is meant by Convergence of a filer?

In filter design i have seen term like convergence of a filter. What
does it actually means?
Reply With Quote
  #2 (permalink)  
Old 12-14-2009, 06:00 AM
Vladimir Vassilevsky
Guest
 
Posts: n/a
Default Re: What is meant by Convergence of a filer?



Rajkumar.R wrote:

> In filter design i have seen term like convergence of a filter. What
> does it actually means?


It actually means that it is too early for you to think about filters
before you got the basics.

VLV
Reply With Quote
  #3 (permalink)  
Old 12-14-2009, 07:42 AM
Rune Allnor
Guest
 
Posts: n/a
Default Re: What is meant by Convergence of a filer?

On 14 Des, 05:53, "Rajkumar.R" <rraj...@gmail.com> wrote:
> In filter design i have seen term like convergence of a filter. What
> does it actually means?


Depends on the context. Some possibilities:

- How a design routine converges towards a solution
- How the output of a stable filter converges to a
finite value
- How the output of an adaptive filter converges
towards a steady state

There might be more.

Rune
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Question about multiple linear regression model in adaptive filer fl DSP 2 06-29-2008 10:46 AM
what is meant by the following piece of System Verilog code ? very_log Verilog 1 11-30-2007 06:00 PM
What is meant by Static name Mohammed A khader VHDL 2 03-02-2005 12:57 PM
what is meant by satellite passband? Philip Newman DSP 0 10-07-2003 06:39 PM
LMS convergence and SNR Vladimir Vassilevsky DSP 0 08-25-2003 03:59 PM


All times are GMT +1. The time now is 02:26 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved