 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
|
|||||||
| DSP comp.dsp newsgroup, mailing list |
|
|
|
 |
|
|
LinkBack | Thread Tools | Display Modes |
05-19-2005, 03:00 PM
|
|||
|
|||
What is Hardware Overlay Memory region in ADSP 218x
Hi ,
What exactly is Hardware Overlay Memory region in ADSP 218x? I also use this thread to post one more question. (though not related to the subject line) What is a single level pipelining? Thanks Sandeep 
|
|
05-20-2005, 06:29 AM
|
|||
|
|||
|
Re: What is Hardware Overlay Memory region in ADSP 218x
[email protected] wrote: > Hi , > > What exactly is Hardware Overlay Memory region in ADSP 218x? > > I also use this thread to post one more question. (though not related > to the subject line) > > What is a single level pipelining? > > Thanks > Sandeep Pls help... I did not get any response... -- Sandeep
|
|
| Bookmarks |
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| [ANN] HICE-218x (ADSP-218x emulator) developing progress... | qhe | DSP | 3 | 07-14-2004 01:10 AM |
| adsp 218x problem with hardware overlays | Bernhard Kowol | DSP | 1 | 07-12-2004 12:56 PM |
| [ANN] HICE-218x (ADSP-218x emulator) developing progress... | qhe | DSP | 0 | 07-04-2004 06:39 PM |
| ADSP 218x SPORT Timings | Nagaraj | DSP | 1 | 06-03-2004 04:51 PM |
| Switch from ADSP-218X to Blackfin? | kansas_ray | DSP | 16 | 02-20-2004 04:30 PM |
All times are GMT +1. The time now is 03:25 AM.
