 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
|
|||||||
| DSP comp.dsp newsgroup, mailing list |
|
|
|
 |
|
|
LinkBack | Thread Tools | Display Modes |
03-10-2006, 10:45 AM
|
|||
|
|||
Wavelet regularity condition
Hi,
In the following link : http://perso.wanadoo.fr/polyvalens/c....html#section3 the writer hasn't put the bounds on the integral. Do you know which the bounds are? In my country I don't have the ability to buy the book that the writer refers to. thank you. 
|
|
03-10-2006, 12:36 PM
|
|||
|
|||
|
Re: Wavelet regularity condition
Hi,
The bounds are -/+ infinity. For example, you can see it in this paper : http://cm.bell-labs.com/who/wim/papers/overview.ps
|
|
03-10-2006, 02:17 PM
|
|||
|
|||
|
Re: Wavelet regularity condition
Matthieu Puigt wrote: > Hi, > > The bounds are -/+ infinity. > > For example, you can see it in this paper : > http://cm.bell-labs.com/who/wim/papers/overview.ps thank you Matthieu you are great!
|
|
| Bookmarks |
«
Call for Papers with extended deadline: IMECS 2006 (the multiconference of 14 engineering & computer science conferences)
|
cyclic prefix in OFDM and precursor ISI
»
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| don't care condition | sandi | FPGA | 2 | 02-02-2006 07:21 PM |
| Condition Coverage Using ModelSim | arvi | FPGA | 0 | 10-26-2005 06:10 PM |
| while condition | Daniel | VHDL | 7 | 05-23-2005 04:29 PM |
| race condition | sridhar | Verilog | 3 | 04-26-2004 06:57 AM |
| Re: the skew and race condition | Jonathan Bromley | FPGA | 0 | 07-01-2003 02:07 PM |
All times are GMT +1. The time now is 02:21 AM.
