FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-05-2003, 02:13 PM
Y. alsadiq
Guest
 
Posts: n/a
Default Using matlab/simulink version 4.1 for generating the c code

I will be grateful for your help.


I am trying to control the dc motor speed using fuzzy speed
controller, the code is generated using Matlab/simulink ( V. 4.1),
based on TMS320C30. The whole system has been built by some one, who
has left the university, and I do not know how to contact him. This
system has been working for may be more than 10 years, number of
people has used it in the past.


I have been using Matlab\simulink for quite long time, but I am not
very good at using the DSP stuff. The problems I am facing are:

1- If I put a saturation block at the controller output to limit its
output, and I generate the c code, I see the saturation block included
in the c code, But when the simulation, is finish, I check the
controller output, I realize that It is not limited (as though the
saturation block is not there).

2- If I add a new output port ( in the simulink file) and i connect it
to any block output, the output port is automatically given a new
number, and I also, see that this output port is included in the c
code. But when I Check that output port result to display it, It gives
me (matrix dimension exceeded).

3- How can i increase the size of the data, received from the DSP.


It will also be helpful if anybody can provide me with the names of
the execution files required (for DSP) to ensure that I have not got
any missing files, or direct me to where I can find the manual to
check whether I have the right one.


Thanks

yousif
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Matlab Simulink HDL coder generated code interface. mans FPGA 0 04-16-2007 06:30 PM
generating VHDL code from Matlab code for DSP - wavelet image compression EEngineer FPGA 8 02-13-2007 04:22 PM
Matlab/Simulink - System Generator HDL Co-Simulation Mukesh FPGA 1 08-04-2004 09:14 PM
Modeling hardware in Matlab/Simulink (delay, etc.)? moe Verilog 1 10-26-2003 09:38 PM
How to reduce code size (Matlab/Simulink/CSS2/DSP)? Gerrit Albrecht DSP 1 08-13-2003 05:02 PM


All times are GMT +1. The time now is 04:07 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved