FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-26-2005, 02:08 PM
aming
Guest
 
Posts: n/a
Default Trace performance of Gardner TED

I am implementing the timing recovery model using Gardner timing error
detector and the parabolic interpolator. The model is used in V.29 cabl
modem with 8KHz sampling rate. The model block is as follow:
-->Matched------->interpolator--->Equalizer-->
Filter | |
Garner-------
TED
Loop filter after TED is not used.
The model works well when in flat channel and no symbol rate difference.
When test in fading channel or change symblo rate of input signal(whthi
100ppm) the equalizer disconverge after a while. The same Phenomenon
ocur when Hold the equalizer after converging. It seems that the timin
recovery model is not worked well. The situation is improved when using

the following smoothing filter after TED:
y(n) = y(n-1) + (x(n)-y(n-1))*a; a=1/16;
But the disconverging Phenomenon also occur.
Can anyone tell me how to implement the Loop filter?
Thanks
Regards
aming


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Trace capturing Ravishankar S FPGA 4 06-29-2007 04:37 PM
Gardner TED and intepolator Rajenish_jain DSP 0 10-05-2005 08:28 AM
Polynomial interpolation and Gardner TED Vahleos DSP 1 05-26-2005 03:31 PM
Gardner TED rider DSP 8 04-22-2004 01:07 PM
Gardner/Mueller Symbol Recovery for QAM Kevin Neilson DSP 1 01-27-2004 09:53 AM


All times are GMT +1. The time now is 02:27 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved