FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-06-2006, 02:00 PM
chrislee
Guest
 
Posts: n/a
Default TI F2812 SCI RX overflow, OE error, no RXFFOVF

Hi everyone,
I am having some problems with with my TI F2812 SCI. I get RX overflow
errors about half the times I start my program even though I reset
everything in initialization functions. It is after these
initialization functions the interrupt caused by the RXERROR is
generated.

What I find more puzzling is that only the OE bit in SCIRXST is set
while RXFFOVF in SCIFFRX is not. The RXFIFST bits in SCIFFRX are also
saying the buffer is empty. I have enhanced mode enabled and have the
RX FIFO causing an interrupt when it has 9 bytes. This works as it
should if my program does not give the overflow error at the start.

ideas??

thanks,
chris

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
SV assertion to check for overflow? [email protected] Verilog 0 06-19-2007 02:15 PM
IMPLEMENTING 32-BIT ALU WITH OVERFLOW DETECTION [email protected] Verilog 2 01-19-2007 01:23 AM
Overflow detector Lilmiss VHDL 1 08-02-2005 07:43 PM
TI F2812: Clearing error bits in ECanaRegs.CANRML Christian Zipper DSP 2 04-21-2005 09:00 AM
fft overflow on ti dsp tms3200c54 seb DSP 0 02-10-2005 12:24 PM


All times are GMT +1. The time now is 03:21 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved