FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > DSP
Special case of Root raised cosine filter

DSP comp.dsp newsgroup, mailing list

LinkBack

Thread Tools

Display Modes

#1 (permalink)

01-20-2006, 12:50 PM

Iqbal

Guest

Posts: n/a

Special case of Root raised cosine filter

Hello all,

I would like to know what would be the special case of Root Raised
Cosine filter when the denominator is zero, ie what is Limit of x(t)
as (alpha*t/T) approches +/- 1/4, where alpha is the roll off, T is the
symbol width.

I did try some maths and failed.

Regards,

Iqbal

Bookmarks

« Filtering out pink & white noise | Matched filter question »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Oversampling algorithm for root raised cosine pulse shaping filter	chowash	DSP	3	03-13-2006 09:24 AM
Half-Sine Vs Raised Cosine	Greg	DSP	2	03-16-2005 09:18 PM
How to implement raised root cosine filter?	Jeff	DSP	0	12-31-2003 02:53 AM
Question about ISI and square root cosine filter	Jeff	DSP	6	12-09-2003 05:43 AM
Root raised cosine problem	richard	DSP	1	08-11-2003 03:14 AM

All times are GMT +1. The time now is 02:14 AM.