FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-04-2009, 09:58 PM
amlmadrid
Guest
 
Posts: n/a
Default Sliding Block Viterbi Decoder

Hi all,

does anyone know how can I do the viterbi decoding of a very large bi
stream by spliting it up in blocks? So, the output of the decoded stream o
each block should be concatenated to the output of the next block. I hav
seen that it is a very common problem but none says how to solve it. Th
thing is that if I try to decode a very big string of bits, the metric
overflow. By the way, if someone has access to this document, it would b
very appreciated if you could email it me... (amlmadrid@ yahoo.es)

http://ieeexplore.ieee.org/xpl/freea...rnumber=176168

thanks a lot


Reply With Quote
  #2 (permalink)  
Old 09-05-2009, 02:10 AM
Eric Jacobsen
Guest
 
Posts: n/a
Default Re: Sliding Block Viterbi Decoder

On 9/4/2009 12:58 PM, amlmadrid wrote:
> Hi all,
>
> does anyone know how can I do the viterbi decoding of a very large bit
> stream by spliting it up in blocks? So, the output of the decoded stream of
> each block should be concatenated to the output of the next block. I have
> seen that it is a very common problem but none says how to solve it. The
> thing is that if I try to decode a very big string of bits, the metrics
> overflow. By the way, if someone has access to this document, it would be
> very appreciated if you could email it me... (amlmadrid@ yahoo.es)
>
> http://ieeexplore.ieee.org/xpl/freea...rnumber=176168
>
> thanks a lot
>
>


Most decoder don't work on the full message length, and many can't since
often the encoded stream is nearly continuous (e.g., video broadcasts,
stuff like that).

Search on "traceback depth" or "traceback memory" in the context of
Viterbi decoders and see what you can find. I'll bet you'll get your
answers that way.

--
Eric Jacobsen
Minister of Algorithms
Abineau Communications
http://www.abineau.com
Reply With Quote
  #3 (permalink)  
Old 09-06-2009, 10:50 PM
Vladimir Vassilevsky
Guest
 
Posts: n/a
Default Re: Sliding Block Viterbi Decoder



amlmadrid wrote:

> The thing is that if I try to decode a very big string of bits, the metrics
> overflow.


Subtract the least weight from all paths at every step of the algorithm.


Vladimir Vassilevsky
DSP and Mixed Signal Design Consultant
http://www.abvolt.com
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
equal forward and backward Sliding Block Viterbi Decoder [email protected] DSP 0 10-19-2005 10:17 AM
viterbi decoder ashok_vlsi VHDL 3 09-16-2005 10:20 PM
Sliding window Viterbi john DSP 7 08-31-2005 09:03 PM
Re: Viterbi Decoder path memory using Block RAM Ved P Singh VHDL 0 04-29-2005 07:09 AM
Re: Viterbi Decoder path memory using Block RAM Ved P Singh Verilog 0 04-29-2005 07:09 AM


All times are GMT +1. The time now is 02:24 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved