FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > DSP
Shannon limit

DSP comp.dsp newsgroup, mailing list

LinkBack

Thread Tools

Display Modes

#1 (permalink)

11-19-2009, 12:21 PM

shereen.ahmed

Guest

Posts: n/a

Shannon limit

Dear All

Could you help me :

How calculate BER far from Shannon Limit ????

"Bit-Error Rate (BER) performance that is within ????? db of the
Shannon Limit"?

and how calculate gab of degree distribution from the shannon limit ?

the degree distributions from LDPC codes, which have performance gap
from the
Shannon limit, about.........؟؟؟؟؟؟؟؟

Bookmarks

« True RMS and averaging. | Online Pharmacy, Discount Drugs Online, No Prescription Drug ... »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Shannon limit	shereen.ahmed	FPGA	1	11-19-2009 06:34 PM
About Shannon Limit	zoncolan	DSP	1	05-26-2008 07:09 PM
QAM Shannon Limit?	Davy	DSP	4	03-05-2006 06:26 PM
shannon capacity limit	omg	DSP	1	01-10-2006 01:55 PM
Shannon limit question	Richard Owlett	DSP	2	02-05-2005 04:25 PM

All times are GMT +1. The time now is 12:56 AM.