FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-22-2005, 10:19 AM
[email protected]
Guest
 
Posts: n/a
Default SC/MMSE iterative equalizer

Hi,
I am implementing a SC/MMSE equalizer for ISI channels . I am
doing this iteratively in channel coded system. But, it seems my
program is not correct as the iterations passes, my BER becomes worse.

I am using a static ISI channel with 3 taps and at the receiver I am
using a MMSE filter with 31 taps. I tested the code in different cases,
1. If the channel taps are [ 1 0 0], then the performance should be
exactly equal to AWGN, - My codes satisfies this condition.
2. With channel response say, [ 0.4 0.8 0.4], and no noise for each
iteartion the BER should be zero. But my code is gives BER equal to 0
at only 1st iteration. From the 2nd iteration onwards, I am not getting
0 BER . This means I am unable to proper equalization with the new
extrinsin ionformation, which I got from the channel decoder. In teh
1st ietation it is set to zero. I am not sure where I am doing mistake.

Does anybody faced this kind of problem,

Any help in tis regard is highly appreciated.

Best Regards,
-SaiRamesh.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
MMSE equalizer for ADSL charly DSP 0 08-29-2005 01:56 PM
linear MMSE estimation [email protected] DSP 2 01-06-2005 10:17 PM
Iterative decoding with viterbi decoder Ta DSP 4 12-17-2003 04:43 PM
Iterative receivers Luca DSP 0 11-21-2003 04:44 PM
Iterative (Turbo) Soft interference cancellation and decoding G. Heinen DSP 2 10-22-2003 09:20 AM


All times are GMT +1. The time now is 01:54 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved