FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-01-2007, 06:17 PM
jitu007
Guest
 
Posts: n/a
Default Reed-Solomon Coding under ITU-J.83 Annex-B

Hiiiii,
I am Jitendra,Comm.Engg. making Reed-Solomon Codec using spec
of ITU-J.83 Annex-B.
Specs are :
n=128,k=122,
under GF(128),
7-bit symbol,
Generator Polynomial :
G(x)=(x+alpha^1)(x+alpha^2)(x+alpha^3)(x+alpha^4)( x+alpha^5);
As per the standard I come up with a encoder, But I didnt have an
reference to verify/check my codeword. In matlab, RS functions are takin
n and k parameters such that n-k differece must be +ve even integer.
Here while encoding, we have to set n=127.and that's is max value for
under GF(128) for 7-bit symbol.
After Generating 127 symbols CW, 128th symbol is generated by evaluatin
CW on 6th power alpha.

Decoder side, I calculated 5 syndromes by evaluating 127-symbol CW a
alpha,...alpha^5 and 6th syndromes by evaluating 128-symbol CW a
alpha^6.
But I am not able to decode it.

If you have any usefull information on this let
me know.

Thanks,
Jitendra.
[email protected]
[email protected]



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
REED-SOLOMON for 802.16 pafnutius DSP 1 09-18-2007 04:07 PM
Reed Solomon Confirmation pawsche DSP 0 05-14-2007 12:27 PM
Reed Solomon Mike DSP 0 05-04-2005 10:23 AM
Code Generator Polynomial for Reed - Solomon Coding Sanmathi Kumar B S DSP 0 01-27-2005 12:14 PM
reed solomon sunil VHDL 1 07-13-2003 12:18 AM


All times are GMT +1. The time now is 02:54 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved