FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-23-2005, 02:20 PM
maxascent
Guest
 
Posts: n/a
Default Re: Texas Instruments TMS320F2812

Ok what I am doing is measuring the width on a scope between the toggles o
the pin. So say I measure 100us I divide that by the value in my prese
value which gives me the update rate of the timer. Now since I dont hav
any prescalers set I would assume that this value should be the main cloc
value of the DSP i.e. 150MHz = about 6.6ns, but I dont get this I get twic
this i.e. about 13.4ns. So I can only think that there is something I hav
overlooked. As far as I can see there is only a prescaler on the timer an
one on the clock HSPCLK to the timer and both prescalers are set to 1. So
would imagine that the timer should be updated at 150MHz

Jo

This message was sent using the Comp.DSP web interface o
www.DSPRelated.com
Reply With Quote
  #2 (permalink)  
Old 07-23-2005, 03:52 PM
Jerry Avins
Guest
 
Posts: n/a
Default Re: Texas Instruments TMS320F2812

maxascent wrote:
> Ok what I am doing is measuring the width on a scope between the toggles of
> the pin. So say I measure 100us I divide that by the value in my preset
> value which gives me the update rate of the timer. Now since I dont have
> any prescalers set I would assume that this value should be the main clock
> value of the DSP i.e. 150MHz = about 6.6ns, but I dont get this I get twice
> this i.e. about 13.4ns. So I can only think that there is something I have
> overlooked. As far as I can see there is only a prescaler on the timer and
> one on the clock HSPCLK to the timer and both prescalers are set to 1. So I
> would imagine that the timer should be updated at 150MHz


One last dumb question from me, and then I have to give up because I
don't know the processor or have the manual.

What you see on the scope is a square wave. The time between toggles is
the time of a top or a bottom. You aren't measuring the complete period,
are you? That would account for the timings you see.

Jerry
--
Engineering is the art of making what you want from things you can get.
ŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻ ŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻŻ
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
The DLP from Texas Instruments... [email protected] FPGA 4 04-22-2005 06:13 PM
driving a ethernet device with a texas instruments DSP .- Manuel DSP 0 06-14-2004 06:12 PM
driving a ethernet device with a texas instruments DSP Manuel DSP 0 06-11-2004 09:10 PM
HSDI of the LLC TSB42AB4 from Texas Instruments Tobias Möglich DSP 0 04-21-2004 06:30 PM
Re: Is there anybody working with the DLP Tecnology of Texas Instruments. Steve Underwood DSP 2 06-25-2003 07:36 AM


All times are GMT +1. The time now is 04:23 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved