FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-30-2003, 01:04 AM
Mahesh Godavarti
Guest
 
Posts: n/a
Default Re: sigma-delta : unintuitive

Think of a slowly varying signal. Instead of quantizing each sample of
this signal how about quantizing the difference of two samples. The
dynamic range is lower and you would need fewer bits. Reconstruct the
sampled version of the original signal by doing the inverse of the
difference.

This is in essence what sigma-delta converters do.

Jerry Avins <[email protected]> wrote in message news:<[email protected]>...
> Matt Timmermans wrote:
> >
> > "Randy Yates" <[email protected]> wrote in message
> > news:[email protected]..
> > > The quantization noise power in a digital signal is constant no
> > > matter what the sample rate is.

> >
> > I have tried, but I haven't been able to show this for >= 2 stage S-D
> > modulators. The trouble is that, while the digital stream has limited
> > power, there doesn't seem to be any bound on the *error* signal it's
> > digitizing, and so there is no limit on the difference between the two!
> >
> > I know they don't go too unstable in practice, but how do we get an estimate
> > on the maximum error signal?

>
> Fools rush in, and all that. At the risk of piling foolishness on
> ignorance, I hazard a guess.
>
> Although it may not be possible to know the upper bound of the error in
> any one sample (other than that imposed by dynamic range), the feedback
> and the band-limited input together bound the short-term average error
> to a reasonable amount. After all, the buggers do work!
>
> Jerry

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
delta sigma adc..... krunal FPGA 21 06-02-2008 04:14 PM
Digital Delta-Sigma DAC Davy VHDL 9 01-18-2006 01:30 PM
Digital Delta-Sigma DAC Davy Verilog 9 01-18-2006 01:30 PM
Sigma-Delta A/D Marco FPGA 20 11-02-2005 02:56 AM
Re: sigma-delta : unintuitive Andrew Paule DSP 0 07-28-2003 06:13 PM


All times are GMT +1. The time now is 01:50 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved