FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-25-2009, 11:07 PM
Jason
Guest
 
Posts: n/a
Default Re: encoding ldpc

On Nov 24, 3:44*pm, "ChinookPass" <james.a.laudo...@saic.com> wrote:
> Hi, I'm a new poster to comp.dsp. *Recently I've been digging in to LDPCs
> out of general curiosity and after reading several papers and trying out
> some techniques, I have a question about encoding LDPCs. *There are two
> methods that seem to have the most general application, but I have not had
> success with either method. *
>
> Both methods involve taking the original parity check matrix and
> manipulating it so that the square parity portion of the matrix is upper
> triangular (or nearly so) or decomposing the square parity portion of the
> matrix into complete upper and lower triangular matrices.
>
> The second decomposition is preferred to the first because the decoder
> becomes well defined performing back substitution to calculate the parity
> bits. *The first manipulation (also in Richardson and Urbanke's book Modern
> Coding Theory) results in some submatrices and the encoder is more
> complicated.
>
> My difficulty is in manipulating the check matrix so that the parity
> portion is non-singular. *I've tried several different regular code
> generation techniques and LU decomposition techniques which involve
> permuting the H matrix and none of the algorithms converge to a solution so
> that the parity portion is non-singular. *Is this a problem that involves
> extensive trial and error to find an H-matrix that will yield a
> non-singular parity portion or are there algorithms available that yield a
> higher probability of success? *
>
> Of course my troubles so far do not even get into the question of whether
> or not the codes I have been generating are good codes. *I'm just trying to
> come up with the encoder!
>
> Thanks.
> Jim


There are some classes of LDPC codes that have very simple encoders.
One type that I believe is actually used in some contemporary wireless
standards (like 802.11n) are systematic repeat-accumulate codes. The
encoder for these is very simple, basically just an interleaver and a
one-bit accumulator.

Jason
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
encoding ldpc ChinookPass DSP 2 11-25-2009 05:28 PM
8b10b encoding + line encoding Sharan FPGA 1 04-03-2009 09:47 PM
encoding shereen.ahmed DSP 0 04-25-2006 06:55 PM
LDPC saad FPGA 0 02-01-2006 02:21 PM
LDPC [email protected] DSP 2 11-28-2005 04:36 AM


All times are GMT +1. The time now is 01:17 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved