FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-20-2003, 06:22 PM
Eric Jacobsen
Guest
 
Posts: n/a
Default Re: Digital COMM -- Pulse Shaping Filter Design

On 20 Aug 2003 07:21:59 -0700, [email protected] (Jon) wrote:

>Hello,
> I am new to DSP and digital communication as I understand for a
>given bandlimited communication channel designers use pulse shaping
>filters to shape the pulse to the bandwidth of the channel. The
>question I have has to do with the length of the pulse shaping filter
>vs. the symbol rate. After reading though some introductory digtial
>comm books I have yet to come across a good explaintion on how to
>choose the length of the filter, sample rate, and number of symbols
>that are being processed at a time in the filter. Is there any good
>reference on such topics.
>
>Thank you
>
>Jon


This is usually dependent on the details of what you're trying to
achieve. Things like the modulation type, modulation order, type of
filtering, cost of the components, etc., come into play.

If you are building a system it usually isn't too difficult to shake
these things out in simulation and perform the necessary tradeoffs.



Eric Jacobsen
Minister of Algorithms, Intel Corp.
My opinions may not be Intel's opinions.
http://www.ericjacobsen.org
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Digital filter design software? Bubb FPGA 2 03-24-2006 06:14 PM
New WinFilter Digital Filter design freeware tool release available. Adrian FPGA 8 08-05-2004 06:58 PM
info regarding digital low pass fir filter design in VHDL... dhaanya nair VHDL 0 02-26-2004 09:36 AM
Duty cycle constraints and internal pulse shaping Lorenzo Lutti FPGA 0 09-11-2003 12:12 AM


All times are GMT +1. The time now is 02:56 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved