FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-08-2003, 05:44 PM
robert bristow-johnson
Guest
 
Posts: n/a
Default Re: choosing a sampling rate lesser than nyquist rate(sub nyquistrate)

In article ceBOa.14788$[email protected], Jesper Buch at
[email protected] wrote on 07/08/2003 11:16:

> ---- Original Message -----
> From: "praveen" <[email protected]>
> Newsgroups: comp.dsp
> Sent: Tuesday, July 08, 2003 4:37 PM
> Subject: choosing a sampling rate lesser than nyquist rate(sub nyquist rate)
>
>
>> Hello,
>> I have a signal consisting of 4 harmonics (200k,400k,600k,and 800k Hz)

>
> You will never be able to produce an 800 Khz frequency with less than the
> double samplerate !


"double" is not sufficient. it has to be *more* than double.

>
>> and dc component.The signal is very pure and SNR better than 60 dB. I
>> have to sample it in sub Nyquisit rate(lesser than 1600k). What
>> sampling rate should i choose so that there no alaising. I cannot
>> chose higher sampling rate because of my hardware constraints.
>>

>
> Nyquist.
> Since a sine wave has 2 boundaries ( high and low) it takes 2 mesurements to
> mesure a wave.
> To be able to mesure at an 800 khz sine you have to mesure 2 * 800 khz =
> 1600 k times pr second.


double is not sufficient. those two samples ("measurements") could be from
an infinite number of sine waves. it is a mistake to assume that the two
samples came from the top and the bottom of the sine wave.

r b-j

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
sampling rate Marco VHDL 3 08-24-2006 01:04 PM
quantization and rate control [email protected] FPGA 0 05-06-2005 05:35 AM
Bit error rate Kevin Kilzer FPGA 9 10-04-2003 01:31 AM
Bit Error Rate...Implementation.. Debashish VHDL 0 09-28-2003 07:25 AM


All times are GMT +1. The time now is 03:37 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved