FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-23-2005, 05:49 AM
Matt Timmermans
Guest
 
Posts: n/a
Default Re: Best Practices to Manage Complexity in Hardward/Software Design?


<[email protected]> wrote in message
news:[email protected] oups.com...
> Hello, I'm interested in how individuals or design groups manage
> complexity in their design projects. What things do you do or things
> the group does that can take complex tasks and break them into simpler
> or more manageable tasks?


Easy:

1) Make sure the chief architect or engineer is responsible for getting the
project delivered on time.

2) Make sure he doesn't have enough time to do too much of the work himself.

3) Make sure there are enough other resources available to make it worth his
while to take advantage of them.

Then, the chief architect or engineer will have to divide much of the
project into manageable components that can be assigned to others.

--
Matt


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Design complexity in Logic cells - Virtex-5 FPGA [email protected] FPGA 5 03-15-2008 04:30 AM
Best Practices to Manage Complexity in Hardward/Software Design? [email protected] FPGA 128 08-01-2005 07:26 PM
Re: Best Practices to Manage Complexity in Hardward/Software Design? Rune Allnor DSP 4 07-24-2005 06:07 PM
Re: Best Practices to Manage Complexity in Hardward/Software Design? Ben Bradley DSP 4 07-23-2005 07:16 PM
How to manage several acqusitions on TMS320 domistep DSP 1 02-15-2004 07:06 PM


All times are GMT +1. The time now is 03:54 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved